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SECTION I
INTRODUCTION
i.i SCOPE OF REPORT
This document is a final report on the Mariner "C" DSIF Equivalent Ground Sup-
port Equipment, Part Numbers 01-25243E (Serial No. i) and 01-25286E (Serial No. 2),
designed and manufactured by Motorola Inc. for the Jet Propulsion Laboratory under
Contract No. 950879. The report is composed of (I) a detailed description of the
system and subassemblies, (2) theory of operation, (3) test setups and procedures
including detailed alignment procedures with tolerances, (4) the results of de-
velopmental investigations, and (5) schematics, block diagrams, and other pertinent
data. Standard assembly test procedures outlined in Section IV of this volume are
referenced to the proper test procedures bound in Volume 2 and Volume 3.
Under the authority of Contract NAS7-100 and JPL Contract 950879, and in re-
sponse to JPL Specification No. MGCI50252-DSN-A, Motorola has provided the design,
fabrication, assembly, and test of the Ground Support Equipment (hereinafter
ceiver, a stable variable phase-modulated transmitter, a frequency converter, a
ranging conversion unit to be used with a ranging subsystem, two telemetry sub-
systems, and modified commercial equipment. This test set is based on utiliza-
tion of DSIF RF Subsystem modules as used in the DSIF ground equipment. The GSE
is used for the checkout of the S-Band Communications Subsystem of the Mariner C
Spacecraft. Two GSE test sets (Serial No. 1 and Serial No. 2) were delivered to
the Jet Propulsion Laboratory under this program. The contract was authorized
by JPL on March 25, 1964 and equipment was delivered in the months of July and
August 1964. One additional Test Transmitter drawer and two power supplies were
delivered to JPL in the month of August 1964.
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SECTION II
DESCRIPTION OF EQUIPMENT
2.1 GENERAL
The GSE, shown in figure 2-1, is designed to utilize DSIF RF Subsystem modules
as used in the DSIF ground equipment and is capable of performing the following
four functions on the S-Band Communication Subsystem of the Mariner "C" Space-
craft.
i. Provides a stable transmitter signal for checking the spacecraft receiver
performance.
2. Provides a phase-locked loop receiver for checking the spacecraft receiver
and transmitter characteristics.
3. Provides a means of coherently detecting and utilizing the pseudo-random
ranging modulation on the spacecraft transmitter output signal.
4. Provides a means to detect and amplify telemetry signals present on the
spacecraft transmitter output signal.
2.1.1 Physical Description
The GSE (see figure 2-1) consists of two standard rack enclosures, GSE, Serial
No. 1 and GSE, Serial No. 2. GSE, Serial No. 1 contains the same equipment as
GSE, Serial No. 2, except for drawer IAI0. Drawer IAI0 is a Ranging Conversion
Unit in Serial No. 1 and a Power Meter in Serial No. 2. The rack enclosures are
71} inches high. The rack enclosures are designed to mount standard 19-inch wide
panel drawers. Each drawer, except the Power Meter IAI0, may be removed from the
slide-rails for servicing. Each drawer is secured to the rack enclosure in the
closed position by screws through the front panels. Handles are provided on the
front panel for opening and closing the drawers when the screws have been removed.
Cooling for the rack enclosures is provided by a fan that is mounted in the rear
door. The combination of the fan and fins (located on the top panel of the
cabinet) provides an internal positive pressure cooling system. Both rack en-
closures operate from 115 vac, 60 cps, power. Each rack enclosure assembly is
described in paragraph 2.2. Figure 2-2 is a rear view of the GSE.
2.2 GSE RACK
The two separate racks contain the equipment listed in table II-l.
TABLE II-l. GSE RACK (SERIAL NO. 1 AND SERIAL NO. 2) ASSEMBLIES
Unit No. Title Part No. Manufacturer
1
1
IAI
IA2
IA3
GSE Rack, Serial No. 1
GSE Rack, Serial No. 2
Circuit Breaker Panel
Telemetry Narrow Band
Subsystem
Telemetry Wide Band
Subsystem
01-25243E
01-25286E
01-25244E
01-25245E
01-25246E
Motorola
Motorola
Motorola
Motorola
Motorola
68-25299E 2-1
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TABLE II-1. GSE RACK ( SERIAL NO. 1 AND SERIAL NO. 2) ASSEMBLIES(cont)
Unit No. Title Part No. Manufacturer
1A4
IA5
1A6
1A7
1A8
1A9
*IA10
**IA10
IAII
1A12
Test Receiver, Part One
A_ R_v_, Part Two
Test Receiver, Part Three
Test Receiver, Part Four
Frequency Converter
Test Transmitter
Ranging Conversion Unit
Power Meter
±15 Volt Power Supply
±28 Volt Power Supply
01-25247E
0!-25248E
01-25249E
01-25250E
01-25251E
01-25252E
01-25253E
01-25256E
(HP-431B)
01-25254E
(802B)
01-25255E
(802B)
Motorola
Motorola
Motorola
Motorola
Motorola
Motorola
Motorola
Hewlett-Packard
Harrison
Harrison
* GSE Serial No. 1 only
** GSE Serial No. 2 only
2.2.1 Circuit Breaker Panel 1A1
Circuit Breaker Panel 1A1 (figure 2-3) is a standard 5_ inch high panel that
contains a master power circuit breaker, running time meter, and two 115 vac
convenience outlets. Also contained within this drawer are provisions for the
future mounting of the Single Sideband unit, 22 mc isolation amplifier units,
and the necessary coax connectors and cables.
2.2.1.1 Controls and Indicators
The function of the controls and indicators on Circuit Breaker Panel 1A1 are
as follows:
Control or Indicator Function
Circuit Breaker Provides on-off switching and overload
protection to all equipment in the GSE
Rack and any equipment utilizing the
front panel 115 vac outlets on the Cir-
cuit Breaker Panel.
Running Time Meter Provides a visual indication of the ac-
cumulated total operating time for the
GSE Rack.
2.2.2 Telemetry Narrow Band Subsystem IA2
2.2.2.1 Functional Description
Telemetry Narrow Band Subsystem IA2 is used in conjunction with the Test Re-
ceiver to produce the following three characteristics:
2-4 68-25299E
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Figure  2-3. C i r cu i t  Breaker Panel  1 A 1 ,  Top V i e w .  
0 
1. Provides  demodulated t e l e m e t r y  s i g n a l  o u t p u t s .  
2. P rov ides  s e l e c t a b l e  p r e d e t e c t i o n  bandwidths.  
3. Provides  10 MC I F  o u t p u t  s i g n a l  for a n a l y s i s  of modulated t e l e m e t r y  
i n fo rma t ion  i n  t h e  narrowband channe l .  
2.2.2.2 P h y s i c a l  D e s c r i p t i o n  
Telemet ry  Narrow Band Subsystem 1A2 ( f i g u r e  2-4) is p h y s i c a l l y  l o c a t e d  i n  a 
slide-mounted drawer i n  t h e  GSE Rack. The assembly components a r e  housed i n  a 
s t a n d a r d  54 inch drawer.  
two v a r i a b l e  a t t e n u a t o r s  which may be removed f o r  a l ignmen t ,  t e s t ,  o r  r e p a i r .  
Table  11-2 lists t h e  a s sembl i e s  and a t t e n u a t o r s  used i n  t h e  t e l e m e t r y  subsystem. 
The drawer c o n t a i n s  f i v e  major p lug - in  a s sembl i e s  and 
Two v a r i a b l e  a t t e n u a t o r s ,  l o c a t e d  on t h e  f r o n t  p a n e l ,  a l l ow t h e  proper  i n p u t  
a t t e n u a t i o n  t o  t h e  Bandpass F i l t e r  assembly. Also,  a BANDWIDTH s w i t c h ,  lo- 
c a t e d  on t h e  f r o n t  p a n e l ,  a l l o w s  Lhe selectieii af cne ef four d i f f e r e n t  band- 
wid ths .  
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Unit  No. 
1A2A1 
lA2ATl 
1A2AT2 
1A2A2 
1A2A3 
1A2A4 
1A2A5 
F igure  2-4. Telemetry Narrow Band Subsystem 1A2, 
Top V i e w  
TABLE 11-2. TELEMETRY NARROW BAND SUBSYSTEM ASSEMBLIES 
T i t l e  
Telemetry Bandpass 
F i l t e r  
Var iab le  A t t e n u a t o r  
Var i ab le  A t t e n u a t o r  
Narrow band 10  MC I F  
Amplifier 
1 0  MC Phase De tec to r  
Video Ampl i f i e r  
10  MC Phase S h i f t e r  
P a r t  No.  
0 1- 23800D0 1 
HP- CO5-355C 
HP- ~05-355D 
01- 24272D01 
0 1- 24273D0 1 
0 1- 238 53D0 1 
0 1- 2 37 9 3 DO 1 
Manufacturer 
Motorola 
Hewlett-Packard 
H e w l e t  t -Packard 
Mot or o l a  
Motorola 
Motorola 
Mot or0 1 a 
2 .2 .2 .3  Technica l  C h a r a c t e r i s t i c s  
The t e c h n i c a l  c h a r a c t e r i s t i c s  f o r  t h e  T e l e m e t r y  Narrow Band Subsystem 1A2 
are as f o l l o w s :  
0 
0 
2- 6 68-252993 
BandpassFrequencies
NarrowBandIF Input Signal
Reference Input Signal
HP-CO5-355C Variable Attenuator
Attenuation
Frequency Range
Impedance
Power Dissipation
HP-CO5-355D Variable Attenuator
Attenuation
Frequency Range
Impedance
Power Dissipation
2.2.2.4 Controls
VOLUME 1
4.5 kc, 20 kc, 420 kc, 3.3 mc (selectable)
10 mc at -65 dbm
10 mc at +10 dbm
12 db in 1 db steps
Dc to 1000 mc
50 ohms
0.5 watt average, 350 volts peak
120 db in 10 db steps
Dc to 1000 mc
50 ohms
0.5 watt average, 350 volts peak
The function of the controls on the Telemetry Narrow Band Subsystem 1A2 is
as follows:
Control
ATTENUATION DB Switches
0-12 DB Switch
(12-position rotary)
0-120 DB Switch
(12-position rotary)
BANDWIDTH Switch
(4-position rotary)
4.5 KC Position
20 KC Position
420 KC Position
3.3 MC Position
Function
Selects 0 to 12 db attenuation in 1 db
increments to provide (with the 0-120 DB
attenuator) the proper signal level to
the narrowband telemetry IF amplifier and
Phase Detector.
Selects 0-120 db attenuation in I0 db in-
crements to provide (with the 0-12 DB at-
tenuator) the proper signal level to the
narrowband telemetry IF amplifier and
Phase Detector.
Selects one of the four available band-
widths as follows:
Selects a 4.5 kc bandpass.
Selects a 20 kc bandpass.
Selects a 420 kc bandpass.
Selects a 3.3 mc bandpass.
2.2.3 Telemetry Wlde Band Subsystem IA3
2.2.3.1 Functional Description
Telemetry Wide Band Subsystem 1A3 is used in conjunction with the Test Receiver
to produce the following four characteristics:
1. Provides modulated telemetry signal outputs for monitoring purposes.
2. Provides selectable predetection bandwidths.
3. Provides 10 mc IF output signals for telemeterlng and spectral analysls.
4. Provides a 30 mc output signal to be used for spectrum analysis.
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2.2.3.2 Phys ica l  D e s c r i p t i o n  
Telemet ry  Wide Band Subsystem 1 A 3  ( f i g u r e  2-5) is p h y s i c a l l y  l o c a t e d  i n  a 
s l ide-mounted drawer i n  t h e  GSE. The assembly components a r e  housed i n  a s t and-  
a r d  54 i n c h  drawer.  
v a r i a b l e  a t t e n u a t o r s  which may be removed f o r  a l ignment ,  t e s t ,  or  r e p a i r .  Table  
11-3 l ists  t h e  a s sembl i e s  and a t t e n u a t o r s  used  i n  t h e  drawer.  
The drawer c o n t a i n s  f o u r  major p lug - in  a s s e m b l i e s  and two 
Two v a r i a b l e  a t t e n u a t o r s ,  l o c a t e d  on t h e  f r o n t  p a n e l ,  a l l o w  t h e  p r o p e r  i n p u t  
s i g n a l  l e v e l  t o  be a p p l i e d  t o  t h e  wide band t e l e m e t r y  I F  a m p l i f i e r .  Also ,  a 
BANDWIDTH swi tch ,  l o c a t e d  on t h e  f r o n t  p a n e l ,  a l l o w s  t h e  s e l e c t i o n  of one of f o u r  
d i f f e r e n t  bandwidths. 
Two t y p e s  of f r o n t  pane l  o u t p u t s  a r e  p rov ided .  O n e  a t  51 and 52, is t h e  out -  
p u t  of t h e  10  mc wide band t e l eme t ry  IF  a m p l i f i e r  and t h e  o t h e r  a t  53 is a 20 kc 
nominal o u t p u t ,  heterodyned down from t h e  10  m c  wide band t e l e m e t r y  I F  a m p l i f i e r ,  
f o r  u s e  on a n  e x t e r n a l  wave a n a l y z e r .  
A d d i t i o n a l l y  t h e  20 kc  o u t p u t , a v a i l a b l e  a t  t h e  r e a r  p a n e l ,  is a 30 m c  s i g n a l  
heterodyned up from t h e  10  mc I F  ou tpu t  for u s e  on a f i x e d  tuned e x t e r n a l  s p e c t -  
rum a n a l y z e r .  
AT2 A4 A3 
/ / 
A 1  1. 
Figure  2-5. Telemetry Wide Band Subsystem 1 A 3 ,  TOP V i e w  
2-8 68-252993 
VOLUME 1
TABLE II-3. TELEMETRY WIDE BAND SUBSYSTEM ASSEMBLIES
Unit No. Title Part No. Manufacturer
IA3AI
IA3ATI
IA3AT2
IA3A2
IA3A3
IA3A4
Telemetry Bandpass
Filter
Variable Attenuator
Variable Attenuator
Wide Band l0 MC IF
Amplifier
10.02 MC Mixer-Oscillator
10-30 MC Converter
01-23800D01
HP CO _355C
HP CO5_55D
01-23795D01
01-23844D01
874-MRL
Motorola
Hewlett-Packard
Hewlett-Packard
Motorola
Motorola
General Radio
2.2.3.3 Technical Characteristics
The technical characteristics for the Telemetry Wide Band Subsystem 1A3
are as follows:
Bandpass Frequencies 4.5 kc, 20 kc, 420 kc, or 3.3 mc
(selectable)
Wide Band IF Input Signal 10 mc at -65 dbm
HP CO5_55C Variable Attenuator
Attenuation 12 db to 1 db steps
Frequency Range Dc to 1000 mc
Impedance 50 ohms
Power Dissipation 0.5 watt average, 350 volts peak
HP C0_355D Variable Attenuator
Attenuation 120 db in l0 db steps
Frequency Range Dc to 1000 mc
Impedance 50 ohms
Power Dissipation 0.5 watt average, 350 volts peak
2.2.3.4 Controls
The function of the controls for the Telemetry Wide Band Subsystem 1A3 is
as follows:
Control
ATTENUATION DB Switches
0-12 DB Switch
(12-position rotary)
0-120 DB Switch
(12-position rotary)
Function
Selects 0 db to 12 db attenuation in 1 db
increments to permit application (with
the 120 db attenuator) of the proper sig-
nal level to the wide band telemetry IF
amplifier.
Selects 0 to 120 db attenuation in i0 db
increments to permit application (with
the 0 to i0 db attenuator) of the proper
signal level to the wide band telemetry
IF amplifier.
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Control
BANDWIDTH Switch
(4-position rotary)
4.5 KC Position
20 KC Position
420 KC Position
3.3 MC Position
Function
Selects one of the four available band-
widths as follows:
Selects a 4.5 kc bandwidth.
Selects a 20 kc bandwidth.
Selects a 420 kc bandwidth.
Selects a 3.3 mc bandwidth.
2.2.4 Test Receiver
2.2.4.1 Functional Description
The Test Receiver is a dual conversion phase-locked loop utillzing coherent
automatic phase control and an automatic gain control system. The nomlnal in-
put frequency to the Test Receiver is 2295 mc with the ability to track or be
manually fine tuned _200 kc and coarse tuned +3.7 mc by the selection of os-
cillator crystals within a multl-crystal oscillator or by automatic frequency
tuning by the interconnection of cables between the Test Transmitter VCO output
and the single sideband modulator input. See figures 6-15, 6-21, 6-24 and 6-27
for schematic diagrams of the Test Receiver. The Test Receiver is designed to
provide the following information concerning the Spacecraft receiver and trans-
mitter performance:
a. Low-frequency readout of the transmitter frequency
b. Calibrated measurement of transmitter power output (SIGNAL STRENGTH)
c. Transmitter modulation characteristics (TELEMETRY OUTPUT)
d. Incidental phase noise (DYNAMIC PHASE ERROR)
e. Transmitter modulation spectrum
f. In addition, the Test Receiver permits acquisition of a transmitter
signal whose frequency differs from the nominal center frequency over the
range of ±86 kc. All nomlnal center frequencies are listed in table II-4.
TABLE 11-4. TEST RECEIVER INPUT FREQUENCY
Coarse Tune
Switch Position
Test Receiver
Input Frequency(MC)
2295.000000
2297.592593
2297.962963
2298.333333
2298.703704
VCO Crystal
Frequency(MC)
23.38542 ±I pt in 106
23.41242 ±i pt in 106
23.41628 ±i pt in 106
23.42014 ±1 pt in 106
23.42400 ±1 pt in 106
VCO Frequency
Control Range(CPS)
+9 O0
:J:9O0
±900
+900
±900
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2.2.4.2 Physical Description
The Test Receiver is physically located in four separate rack-mounted
drawers (1A4 through 1A7) as shown in figure 2-1. Also, Circuit Breaker Panel
1A1 (figure 2-3) contains provisions forthe future mounting of the Single
Sideband unit and 22 MC Isolation amplifier assembly for the Test Receiver. Each
Test Receiver drawer in the GSE is a standard 5¼-inch drawer. Each drawer (see
figures 2-6 through 2-9) is contained in a slide-mounted enclosure installed in
the GSE Rack. The drawer can be pulled forward on the slide-rails to provide
convenient access to all assemblies for servicing.
Shielded assemblies, which are listed in table II-5, compose the major por-
tion of the Test Receiver. The use of shielded module construction aids in test-
ing and maintenance procedures, and reduces spurious signal problems.
Five different crystal controlled input frequencies can be selected by
means of a front panel control. These VCO frequencies are listed in table II-4.
The Test Receiver automatically tracks or can be manually tuned by a front panel
control to input signals which may vary ±86 kc within the coarse frequency range
selectea by the COARSE TU_ switch. A continuously variab]_ ATTEN control is
provided on the front panel for attenuating the nominal input signal. The
attenuator is variable over a i00 db range with the dial calibrated in incre-
ments of 0.5 db. An AGC BW CPS switch allows the selection of three different
AGC bandwidths. A LOOP BW CPS switch allows the selection of four different
loop bandwidths or an open loop.
The Test Receiver operates from ±15 vdc power from Power Supply IAII and
±28 vdc from Power Supply IAI2.
TABLE II-5. TEST RECEIVER ASSEMBLIES
Unit No. Title Part No. Manufacturer
IAIAI
IAIA2
IA4AI
IA4A2
IA4A3
IA4A4
IA4A5
IA5AI
IA5A2
IA5A3
IA5A4
IA6AI
IA6A2
Single Sideband Unit
22 MC Isolation Amplifier
20 MC Oscillator and X3
Multiplier
Xl/2 Frequency Multiplier
i0 MC Isolation and Distri-
bution Amplifier
X32 Frequency Multiplier
X3 Frequency Multiplier
AGC Amplifier and Filter
AGC i0 MC Phase Detector
i0 MC Phase Shifter
Loop i0 MC Phase Detector
5-Channel Receiver VCO
Loop Filter
01-23781D01
(Not supplied by Motorola)
(Not supplied by Motorola)
Motorola
01-21456C01
01-23778D01
01-23786D01
01-23772D01
01-23610D01
01-21432C01
01-23793D01
01-21432C01
01-25260E01
01-23784D01
Motorola
Motorola
Motorola
Motorola
Motorola
Motorola
Motorola
Motorola
* Motorola
Motorola
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Figure 2-6. Test Receiver, Part One (1A4), Top View 
Figure 2-7. Test Receiver, P a r t  Two (1A51, Top View 
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Figure  2-8. T e s t  Receiver ,  P a r t  Three ( 1 A 6 ) ,  Top V i e w  
F i g u r e  2-9. T e s t  Receiver ,  P a r t  Four ( 1 A 7 ) ,  Top V i e w  
W i t h  Top Cover P l a t e  Removed 
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TABLE II-5. TEST RECEIVER ASSEMBLIES (cont)
Unit No. Title Part No. Manufacturer
1A7AT1
1A7A1
1A7A2
1A7A3
1A7A4
Variable Attenuator
Cavity
Balanced Mixer-Preamplifierl
50 MC IF Amplifier and
Second Mixer,
l0 MC IF Distribution
Amplifier
i0 MC IF Amplifier
Cavity (two)
198S
FS-214-4
01-23773D01
01-23774D01
01-23775D01
01-23776D01
FS-214-6
* PRD
* Rantek
Motorola
Motorola
Motorola
Motorola
* Rantec
All above modules except those marked with * are DSIF RF Subsystem designs.
2.2.4.3 Technical Characteristics
The technical characteristics for the Test Receiver are listed as follows:
Operating Frequency
Bandwidth:
Automatic Phase Control (APC) Loop
Automatic Gain Control (AGC) Loop
Input signal levels (threshold at
IA7JI)
5 cycle APC Loop Bandwidth -136.5 dbm
12 cycle APC Loop Bandwidth -132.7 dbm
48 cycle APC Loop Bandwidth -126.7 dbm
152 cycle APC Loop Bandwidth -121.7 dbm
NOTE: The above are typical numbers based on the following:
Threshold dbm = -174 dbm + N.F. + i0 log B • I.L.
where NF = Receiver Noise Figure
B = APC Loop Bandwidth
IL = Insertion loss of components and cables between IA7JI and mixer
input with variable attenuator at minimum
Typical numbers are N.F. = 11.5 db, I.L. = 19 db
w
Input Signal Level (max.) At least i00 db above threshold by use
of variable attenuator.
Input Impedance 50 ohms
Residual Phase Modulation 5 degrees peak for a 20 cps bandwidth
Outputs i0 mc IF signal to Telemetry Wide Band
Subsystem IA3
10 mc IF signal to Telemetry Narrow Band
Subsystem IA2
i0 mc IF signal to Ranging Conversion
Unit IAI0
10 mc IF reference signal to Ranging
Conversion Unit 1A10
2.2.4.4 Controls and Indicators
The functions of the controls and indicators for the Test Receiver are as
follows.
(Refer to table II-4)
5,12,48,152 cps, or open loop (selectable)
.118, 1.18, or 4.5 cps (selectable)
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Control or Indicator
SIGNAL STRENGTH Meter
MGC/AGC Switch
(2-position toggle)
AGC Position
MGC Position
MGC ADJ Control
AGC BW CPS Switch
(3-position rotary)
SPE Meter
LOOP BW CPS Switch
(4-position rotary)
COARSE TUNE Switch
(5-position rotary)
FINE TUNE Control
ATTEN Control
VOLUME 1
Drawer Function
IA5 Reads directly the AGC or MGC voltage of
the test receiver.
IA5
IA5
IA5
IA5
IA5
IA5
1A6
IA6
IA7
Allows the system to be gain controlled
automatically.
Allows the system to be manually gain con-
trolled with the manual gain control.
Adjusts the gain of the system manually
when the MGC/AGC switch is in the MGC
position.
Allows selection of an AGC bandwidth of
4.5, 1.18, or .118 cps.
Reads directly the static phase error.
Allows selection of a loop bandwidth of
5, 12, 48, or 152 cps. In the OPEN
position, the filter is removed and the
loop is opened.
Selects the desired VCO frequency for the
22 MC vco unit (see tsble II-4 for the
VCO frequencies of each switch position).
Allows the VCO bias voltage to be varied
from -6 to _6 vdc.
Provides variable attenuation for attenu-
ating the nomlnal input signal (contlnu-
ously variable over a 100 db range).
2.2.5 Frequency Converter 1A8
2.2.5.1 Functional Description
Frequency Converter 1A8 converts one of five different frequencies from the
Test Transmitter to an output frequency in the frequency range of the Test
Receiver. Also, the Frequency Converter supplies a 45 mc output to be used
with a frequency counter.
2.2.5.2 Physical Description
Frequency Converter 1A8 (figure 2-10) is physically located in a slide-
mounted drawer in the GSE Rack. The assembly components are housed in a
standard 5¼ inch drawer. The drawer contains two major plug-in assemblies
which may be removed for alignment, test, or repair. Table II-6 lists the
assemblies used in the Frequency Converter.
A front panel FREQUENCY SELECTOR switch allows the operator to select any one of
five oscillator frequencies listed in table II-7 to mix with the frequency ob-
tained from the Test Transmitter.
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Unit  No. 
1 A 8 A 1  
1A8A2 
F i g u r e  2-10. Frequency Conver t e r  1 A 8 ,  Top V i e w  
TABLE 11-6. FREQUENCY CONVERTER ASSEMBLIES 
T i t l e  P a r t  N o .  Manu f a c t  ur er  
5- Channe 1 O s  c i  11 a t o r  01-25277301 *Mot or o 1 a 
Mixe r -F i l t e r  01- 20247301 *Motorola 
C r y s t a l  O s c i l l a t o r  Conver t e r  Inpu t  Conver t e r  Output  
Cen te r  Frequency Frequency Frequency 
45.49518 m c  2116.722994 m c  2298.703704 m c  
45.48785 m c  2116.381944 m c  2298.333333 m c  
45.48052 m c  2116.040895 m c  2297.962963 m c  
45.47319 m c  2115.699846 m c  2297.592593 m c  
45.42187 m c  2113.312500 m c  2295.000000 m c  
X4 Frequency 
Multiplier Output 
(L.O. Frequency)  
181.980708 m c  
181.851388 m c  
181.922071 m c  
181.892748 m c  
181.687480 m c  
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2.2.5.3 Technical Characteristics
The technical characteristics for the Frequency Converter are listed as
follows:
Input Frequencies (Refer to table II-7 for the five input
frequencies.)
(Refer to table II-7 for the five output
frequencies.)
45 mc to counter
Output Frequencies
2.2.5.4 Controls
The function of the control on the Frequency Converter is as follows
Control
FREQUENCY SELECTOR Switch
(5-position rotary)
2.2.6 Test Transmitter IA9
2.2.6.1 Functional Description
Function
Selects one of the crystal oscillator
center frequencies listed in table
II-7 for conversion of the Test Trans-
mitter output frequency to the Test
Receiver input frequency.
Test Transmitter IA9 provides a stable RF output signal at the proper signal
level to the Spacecraft for checking the Spacecraft receiver performance. A
signal to RWV RECEIVER jack, located on the lower rear of the drawer, provides
an RF output signal at the proper signal level to use with the Read-Write-Verlfy
(RWV) equipment (not a part of the GSE Rack).
2.2.6.2 Physical Description
The Test Transmitter (figures 2-11 and 2-12) is housed in a single, 10½ inch
slide-mounted RF tight panel assembly in the GSE Rack. The drawer contains
four major plug-ln assemblies and various variable and step attenuators which
may be removed for alignment, test, or repair. All other filtering and signal
processing functions are a fixed part of the Test Transmitter chassis. Table
II-8 lists the assemblies and main components used in the Test Transmitter.
Five different crystal controlled output frequencies can be selected by
means of a front panel VCO SELECTOR switch. The VCO frequencies that the VCO
SELECTOR switch can select and the resultant Test Transmitter output frequency
are listed in table II-9. A front panel FREQUENCY CONTROL permits manual ad-
justment of any of the output frequencies over the range of ±76.8 kc minimum.
In addition, a front panel RF LEVEL ADJ switch (step attenuator) and a variable
attenuator permit manual adjustment of test transmitter output signal level over
the range of -40 dbm to -190 dbm. The Test Transmitter operates from the ± 15
and -28 vdc power supplies.
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0 F i g u r e  2-11. T e s t  T r a n s m i t t e r  1A9, Top V i e w ,  Cover Removed 
/ * 
d 
VCO BIAS AT3 AT4 A3 
ASSEMBLY \ I \ 
DC1 
AT1 
AT2 
Dc2 
DC3 
F i g u r e  2-12. T e s t  T r a n s m i t t e r  1A9, Bottom V i e w ,  Cover Removed 
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TABLE II-8. TEST TRANSMITTER ASSEMBLIES
Unit No. Title Part No. Manufacturer
IA9AI
1A9A2
IA9A3
IA9A4
IA9AT6
IA9ATI
IA9AT2
IA9DCI
IA9DC2
IA9DC3
5-Channel Transmitter VCO
X3 Multiplier and Phase
Modulator
X32 Frequency Multiplier
Thermistor Mount
Variable Attenuator
Termination
30 DB Attenuator
20 DB Directional Coupler
20 DB Directional Coupler
20 DB Directional Coupler
01-25260E01
01-23760D01
01-23786D01
HP-478A
198S
TA 5 MT
9513-30
3003-20
3003-20
3003-20
* Motorola
Motorola
Motorola
* Hewlett-Packard
* PRD
* Microlab
* Stoddart
* Narda
* Narda
* Narda
TABLE II-9. TESTTRANSMITTER FREQUENCIES
VCO SELECTOR Transmitter Output VCO Frequency VCO Frequency
Switch Position Frequency (MC) (MC) Control Range(CPS)
2113.312500
2115.699846
2116.040895
2116.381944
2116.722994
22.013670 ±1 pt in 106
22.038540 ±1 pt in 106
22.042092 ±1 pt in 106
22.045645 ±1 pt in 106
22.049198 ±1 pt in 106
±8OO
±8OO
±8OO
±8OO
±80O
2.2.6.3 Technical Characteristics
The technical characteristics for the Test Transmitter are as follows:
Switch Position Center Frequency (MC) Minimum Range (KC)
1 2113.312500 ±76.8
2 2115.699846 ±76.8
3 2116.040895 ±76.8
4 2116.381994 ±76.8
5 2116.722994 ±76.8
NOTE
*Not DSIF Design.
Any of the five center frequencies above
are selectable by means of a front panel
control. In each position, the output
frequency can be varied by means of the
front panel control over the minimum range
specified.
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-40 dbm to -190 dbm. Continuously variable
by means of a step attenuator covering a 50
db range in 10 db steps and a variable
attenuator covering a 100 db range.
Reference Output Level
Power Output Accuracy
Spurious Signals
Output Impedance
Output to RWV Receiver
The transmitter RF power reference level is
provlded to allow continuous monitoring of
the transmitter output power by means of an
internally contained thermistor mount and an
external power bridge.
The power output to a matched load is indi-
cated by the reference output and the atten-
uator calibration to an accuracy within ±5 db
over the entire output range.
Output terminal: All spurious signals and
sidebands are at least 30 db below the de-
sired output signal level.
Radiated: Radiation from the unit is less
than -150 dbm as detected on a tuned dipole
located 1 meter away from the Test Trans-
mitter in any direction.
50 ohms
A rear panel connector furnishes a -45 dbm
±5 db output to enable monitoring of the
signal by the Read-Wrlte-Verlfy (RWV) Re-
ceiver in the system test complex.
2.2.6.4 Controls and Indicators
The functions of the indicators and controls for the Test Transmitter are as
follows.
VCO SELECTOR Switch
(5-posit ion rotary)
FREQUENCY CONTROL Dial
VCO BIAS Meter
RF LEVEL ADJUST Switch
Permits selection of each of the five crystal-
controlled oscillators used to control the Test
Transmitter output frequency.
A ten-turn potentiometer which permits adjustment
of each of the Test Transmitter output frequen-
cies over a ±76.8 kc range.
Permits monitoring of the bias voltage applied to
the 22 MC Voltage-Controlled Oscillator assembly.
A six-position step attenuator calibrated in l0 db
steps from 0 to 50 db and a continuously variable
attenuator which permits adjustment of the Test
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RF LEVELADJUSTSwitch (cont)
TRANSMITTERDISABLESwitch
(Momentarypush button)
VOLUME1
Transmitter output signal to any level from -40
dbm to -190 dbm with _ db increments.
When depressed, this switch removes the Test
Transmitter output signal to allow the power
meter to be zeroed without affecting the
transmitter stability.
2.2.7 Ranging Conversion Unit 1A10
2.2.7.1 Functional Description
The Ranging Conversion Unit 1A10 (located in GSE Rack, Serial No. 1) detects
the 498 kc pseudo-random ranging modulation from a 10 mc IF signal (supplied from
the 10 mc Distribution Amplifier in the Test Receiver) and supplies it to an ex-
ternal Ranging Receiver. A 10 mc reference required is obtained from the 10 mc
Reference Distribution Amplifier in the Test Receiver. The Ranging Receiver
function description is covered in the final report for the Mariner "C" S-Band
Communication Subsystem Operational Support Equipment (Document No. 68-20399E).
2,2_7,2 Physical Description
The Ranging Conversion Unit 1A10 (figure 2-13) is mounted in a single, slide-
mounted drawer in the GSE Rack (Serial No. 1). The drawer is a standard 12_ inch
drawer that contains three major plug-in assemblies which may be removed for
alignment, test, or repair. Table II-10 lists the assemblies used in the Ranging
Conversion Unit 1A10.,
TABLE II-10. RANGING CONVERSION UNIT ASSEMBLIES
Unit No.
1A10A1
1A10A2
1A10A3
Title Part No. Manufacturer
10 MC Phase Shifter 01-23793D01 Motorola
10 MC Phase Switch 01-23840D01 Motorola
10 MC Balanced Detector 01-23845D01 Motorola
2.2.7.3 Technical Characteristics
The technical characteristics for the Ranging Conversion Unit are as
follows:
Reference Input Signal 10 mc at +10 dbm
Wide Band IF Input Signal i0 mc at -65 dbm
Output Frequency 498 kc at -70 dbm
2.2.8 Power Meter 1A10
Power Meter 1A10 (located in GSE Rack, Serial No. 2) is a Hewlett-Packard
model 431B power meter used to monitor the relative RF power output of the Test
Transmitter. The Test Transmitter is connected to the power meter through a
modified Hewlett-Packard cable. Operating and maintenance instructions for
the RF power meter are contained in a separate technical manual.
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F i g u r e  2-13. Ranging Conversion Unit  1A10, 
Top V i e w  
2 . 2 . 8 . 1  Technical  C h a r a c t e r i s t i c s  
The t e c h n i c a l  c h a r a c t e r i s t i c s  f o r  t h e  power meter a r e  a s  f o l l o w s :  
Power Ranges 
Accuracy 
7 ranges  w i t h  f u l l  s c a l e  r e a d i n g s  of 1 0 ,  30,  
and 100 pw; 1 , 3 ,  and 1 0  mw.  Also c a l i -  
b r a t e d  i n  dbm from -30 t o  +10 dbm. 
+3% of f u l l  s c a l e  o n  a l l  r a n g e s  from 
20° t o  35Oc; ?50/0 from OO t o  55Oc 
2 . 2 . 9  215 V o l t  Power Supply l A l l  
The +15 V o l t  Power Supply l A l 1  p rovides  +15 and - 1 5  vdc t o  t h e  C i r c u i t  
Breaker Panel  , T e l e m e t r y  Narrow Band and Wide Band Subsystems, T e s t  R e c e i v e r ,  
Frequency Conver te r ,  T e s t  T r a n s m i t t e r ,  and Ranging Subsystem. The u n i t  is a n  
unmodified Harr i son  Model 802B power supply .  O p e r a t i n g  and maintenance in- 
s t r u c t i o n s  f o r  t h e  power supply  a r e  conta ined  i n  a s e p a r a t e  t e c h n i c a l  manual.  
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2.2.9.1 Technical Characteristics
The technical characteristics for the power supply are as follows:
Voltage Range
Current Range
Regulation (load)
Regulation (line)
Internal Impedance
Ripple and Noise
AC Input
0 to 32 vdc
0 to 1 ampere
Better than 0.15% or 20 mw (whichever is
greater) for load variations from 0 to
full load
Better than 0.15% of 20 mw (whichever is
greater) for input variations from 105 to
125 vac
Less than 0.05 ohms
Less than 1 mw rms
105 to 125 vac, 50-400 cps, 115 watts
2.2.10 ±28 Volt Power Supply 1A12
The ±28 Volt Power Supply 1A12 provides regulated +28 and -28 vdc to the
Circuit Breaker Panel, Telemetry Narrow Band and Wide Band Subsystems, Test
Receiver, and Test Transmitter. The unit is an unmodified Harrison Mod_i 802D
power supply that is identical to the ±15 Volt Power Supply 1All. Operating
and maintenance instructions are contained in a separate technical manual.
2.2.10.1 Technical Characteristics
The technical characteristics for the power supply are the same as the
technical characteristics described in paragraph 2.2.9.1.
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SECTION III
THEORY OF OPERATION
3.1 GENERAL
This section contains general design theory for the GSE. Detailed theory
discussions are included for each of the major units designed specifically for
the GSE. Theory discussions for commercial equipment contained in the GSE are
included in the individual technical manuals supplied with the GSE.
3.2 SUMMARY OF OPERATION
The following subparagraphs contain a brief summary of the function of each
of the units contained in the GSE arranged in the order of the unit designa-
tions in the rack enclosures. Refer to figure 3-1 for a simplified block dia-
gram showing the relationship of the major assemblies. An over-all block
diagram of the test set is presented in figure 6-1.
(1) Circuit Breaker Panel, 1A1 - Contains a circuit breaker for_ the rack
assembly and provides for inclusion of two assemblies which are not supplied
with the rack assembly. These two assemblies are a Singl_-Sideband unit and a
22 mc Isolation Amplifier assembly.
(2) Telemetry Narrow Band Subsystem, 1A2 - Provides a demodulation capability
when used in conjunction with the Test Receiver. Attenuation and bandwidth se-
lection are provided in the drawer to accommodate a wide range of input signal
conditions (see paragraph 3.3).
(3) Telemetry Wide Band Subsystem, 1A3 - Is similar to 1A2, but has no de-
modulation capability. It provides selectable bandwidths and 10 mc inter-
mediate frequency outputs for telemetering and spectral analysis (see paragraph
3.4).
(4) Test Receiver Parts 1, 2, 3, and 4; Panels 1A4, 1A5, 1A6, and 1A7 - are
described in paragraph 3.5.
(5) Frequency Converter, 1A8 - Is a heterodyne frequency converter with a
front panel selectable local oscillator frequency (see paragraph 3.6).
(6) Test Transmitter, 1A9 - Is described in paragraph 3.7.
(7) Ranging Conversion Unit, 1A10 - Is a conversion unit only, which trans-
forms the Test Receiver intermediate frequency to a form which is compatible
with other external ranging equipment.
(8) Power Supply, 1All - Supplies regulated ±15 vdc to various drawers in
the test set.
(9) Power Supply, 1A12 - Supplies regulated ±28 vdc to the transmitter and
receiver and energizing power for relays throughout the system.
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3.3 TELEMETRY NARROW BAND SUBSYSTEM 1A2
The schematic diagram for the Telemetry Narrow Band Subsystem is shown in
figure 6-5. This drawer is designed to demodulate the phase modulated 10 mc IF
signal from the Test Receiver. The drawer consists of a selectable bandwidth
amplifier, two step attenuators, an IF amplifier, a phase detector, a 10 mc
phase shifter and an output video amplifier.
3.3.1 Telemetry Bandpass Filter 1A2A1
The schematic diagram for the Telemetry Bandpass Filter assembly is shown in
figure 6-6. A two stage direct-coupled amplifier is used as a driver for the
bandpass filter. Bandpass filters are selected by relays which are controlled
by applying 28 volts to relay pairs, which transfer the filter inputs and out-
puts. The relay contacts used for indicator functions are not used in this sys-
tem. The output signal from the bandpass filters is transformer coupled into
a three transistor isolation-output amplifier, which provides for the two output
amplitude levels required. The technical specifications for the Telemetry Band-
pass Filter assembly are as follows:
• _ °
Frequency
Noise Figure
Output Impedance
Gain
Linearity
Isolation
0!-23800D01
10 mc
<10 db within 3 db bandwidth
50 (±20) + j0 (±20) ohms
10 (±0.5) and 0 (±1.0) db
Within ±0.5 db @ -55 dbm to +5 dbm
output level
20 db minimum
The four selectable bandwidth positions shall provide bandpass characteris-
tics as follows:
4.5 Kc Bandpass Position
a. 4.5 KC (-1 db) minimum bandwidth
b. 7 KC (-3 db) maximum bandwidth
c. 3/30 db shape factor 1 to 5 maximum
d. Ripple within -1 db bandwidth, ±0.5 db maximum
e. All spurious responses at least 30 db down.
f. Phase linearity within ±10% across -1 db bandpass
g. Phase symmetry ±10 degrees maximum across -1 db bandpass
20 KC Bandpass Position
a. 20 KC (-1 db) minimum bandwidth
b. 30 KC (-3 db) maximum bandwidth
c. 3/30 db shape factor 1 to 5 maximum
d. Ripple, within -1 db bandwidth, ±0.5 db maximum
e. All spurious responses at least 30 db down.
f. Phase linearity within ±10% across -1 db bandpass
g. Phase symmetry ±10 degrees maximum across -1 db bandpass
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420 KC Bandpass Position
a 420 KC (-I db) minimum bandwidth
b 600 KC (-3 db) maximum bandwidth
c 3/30 db shape factor 1 to 7 maximum
d Ripple, within -i db bandwidth, ±0.5 db maximum
e All spurious responses at least 30 db down.
f Phase linearlty within ±10_ across the -1 db bandpass
g Phase symmetry within ±i0 degrees across the -1 db bandpass
3,3 MC Bandpass Position
a ±8.0 MC (-3 db) minimum
b ±9.0 MC (-3 db) maximum
C Ripple, within the -I db bandwidth, ±0.5 db maximum
d All spurious responses at least 20 db down.
e Phase linearity ±I0_ across the -1 db bandpass
f Phase symmetry within ±10 degrees across the -1 db bandpass
3.3.2 Narrow Band 10 MC IF Amplifier 1A2A2
_ne schematic diagram for the Narrow Band 10 MC IF _unpllfler assembly is
shown in figure 6-7. The circuit consists of two synchronously tuned cascode
amplifiers. The output signal from the second cascode amplifier is divided to
drive a linear output amplifier Q5 and a limiting stage, consisting of Q6 and
CR1 and CR2. The output from the linear amplifier is provided at the rear panel
(J2) for possible future use. Transistors Q7 and Q8 provide Isolation and im-
pedance matching for the limited output. Technical specifications for the
Narrow Band 10 MC IF Amplifier assembly are as follows:
3.3.3
Motorola No.
Frequency
Gain
Bandwidth
Input Impedance
Output Impedance
Output Level(limited)
Linearity
Phase Symmetry
Spurious Outputs
Noise Figure
10 MC Phase Detector 1A2A3
01-24272D01
10 mc
40 (±1) db
1.8 mc minimum, 2.2 mc maximum
50 ohms, VSWR <1.2:1
50 (±20) + J0 (±SO) ohms
+4 dbm
±2 db @ -22 to +8 dbm output
±20 ° maximum within 3 db bandwidth
<40 db below the desired signal
13 db maximum
The i0 MC Phase Detector schematic diagram is shown in figure 6-8. The cir-
cuit is basically the same as the phase detector used in the Test Receiver (IA5A2
or IASA4) with added circuitry to increase the bandwidth characteristics. A
reference slgnal for the detector is provided by QI, a common base 1±miter ampll-
fief. Transistor Q2 is a llnear amplifier used to supply the phase modulated
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signal to the detector. Coils L5 through L8 and capacitors C15, C20, C27, and
C28 form a bandpass shaping network to provide the necessary bandwidth. Tech-
nical specifications for the i0 MC Phase Detector assembly are as follows:
3.3.4
Motorola No.
Frequency
Input Impedance
Gain
Limiter
Linearity
Output Impedance
Frequency Response
Balance
Load Impedance
Video Amplifier 1A2A4
01-24373D01
i0 mc nominal input
50 ohms, VSWR <1.2:1 at center
frequency, VSWR <1.5:1 within 3 db
0.013 volts per degree @ +4 dbm input
and IK load
Full value at +7 dbm reference input
<±10% @ -6 to +6 dbm input
500 ohms ±20%
Dc to 700 kc @ -i db
±3 mv @ 500 kc out or noise input
i000 ohms
The schematic diagram for the Video Amplifier assembly is shown in figure 6-9.
The video signal is amplified by a two stage direct-coupled amplifier consisting
of Q1 and Q2. The signal is then used to drive two identical output amplifiers.
The output of Q6 is used to provide two parallel outputs. The technical speci-
fications for the Video Amplifier assembly are as follows:
Motorola No.
Frequency
Gain
Input Level
Output Level
Output Noise Power
Input Impedance
Output Impedance
Spurious Outputs
01-23853D01
50 cps to 3 mc minimum @ -3 db
20 (±1) db
-30 to -i0 dbm
Linear to +i0 dbm, all outputs within
1 db @ -i0 to +i0 dbm output
Less than -55 dbm in 50 ohm load
50 ohms, VSWR <1.2:1 center VSWR
1.5:1 @ -1 db frequencies
50 (±10) + jO (±10) ohms
40 db down from the desired output
3.3.5 i0 MC Phase Shifter IA2A5
The i0 MC Phase Shifter assembly is identical to the I0 MC Phase Shifter
IA5A3 (paragraph _512 ) and the circuit discussion and specifications are in-
cluded in the Test Receiver section.
3.4 TELEMETRY WIDE BAND SUBSYSTEM IA3
The schematic diagram for the Telemetry Wide Band Subsystem is shown in
figure 6-11. The drawer provides four selectable predetection bandwidths. There
is no demodulation capability in the drawer, the outputs being I0 mc IF signals,
except the 30 mc spectrum analyzer output, for telemetering and spectral analysis
with external equipment.
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3.4.1 Telemetry Bandpass Filter 1A3A1
The schematic diagram for the Telemetry Bandpass Filter assembly is shown
in figure 6-6. This assembly is identical to 1A2A1 (paragraph 3.3.1) and pro-
vides the same bandwidth selection characteristics.
3.4.2 Wide Band 10 MC IF Amplifier 1A3A2
The schematic diagram for the Wide Band 10 MC IF Amplifier assembly is shown
in figure 6-12. The circuit consists of two similar two-transistor direct-
coupled amplifiers. The amplifiers incorporate feedback, which aids the band
shaping characteristics. The output of the second amplifier pair, Q3 and Q4,
is paralleled to drive four identical output amplifiers. The output amplifiers
are two-transistor direct-coupled amplifiers with sufficient power handling
capability to satisfy the linearity requirement. The technical specifications
for the Wide Band 10 MC IF Amplifier assembly are as follows:
Motorola No.
Frequency
Noise Figure
Bandwidth
Gain
Impedance, Input
Impedance, Output
Linearity
Relative Outputs
Phase Characteristics
Output Isolation
01-23795D01
•i0 mc center
<10 db
±5.5 mc minimum ±8 mc maximum
58 (±1) db
50 (±5) + jO (25) ohms
50 (±10) + J0 (±10) ohms
±0.5 db, @ -20 to +10 dbm output
All within 1 db
±10 degrees @ ±2 mc
±10 degrees relative to input
>30 db
3.4.3 10.02 MC Mixer-Oscillator 1A3A3
The schematic diagram for the 10.02 MC Mixer-Oscillator assembly is shown in
figure 6-13. This assembly provides for converting the 10 mc IF spectrum to a
frequency range compatible with analyzer equipment. The input signal is ampli-
fied by two synchronously tuned amplifier stages, Q5 and Q2. The local oscillator
signal is produced in an internal crystal oscillator operating at 10.020 mc, thus
producing a nominal 20 kc output when mixed with the 10 mc IF input signal. Mix-
ing is accomplished in diodes CR1 and CR2 in a balanced mixer circuit. TP1 allows
monitoring of the 10 mc signal at the mixer input. The output signal of the
mixer is fed to a direct coupled two stage amplifier. The output signal leaves
the assembly through pin 4 of Pl. The technical specifications for the 10.02 MC
Mixer-Oscillator assembly are as follows:
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Motorola No.
Frequency
Input Signal Level
Input Impedance
Bandwidth
Isolation
Stability
Output Frequency
Bandwidth
Output Impedance
Signal Level
Linearity
Spurious Signals
01-23844D01
I0 mc nominal input
-22 dbm maximum
50 ohms, VSWR <1.2:1
<1.5:1 @ -3 db frequencies
±2 mc @ -3 db (at J3)
LO Signal >40 db down at the input
1 x 10 -6 minimum for 3 hr period at
ambient temperature 15 ° to 45°C
20 kc nominal
20 cps to 60 kc @ -3 db
1000 ohms maximum
3 (±0.3) VRMS across a load of 100 K ohms
in parallel with 1000 pf @ -22 dbm input
<±5% @ 0.1 to 3 VRMS output
>40 db below the desired output
3.4.4 10-30 MC Converter 1A3A4
The 10-30 MC Converter assembly (figure 6-11) is a commercial mixer manu-
factured by General Radio Company. It is used to convert the 10 mc to 30 mc
for comparability with external spectrum analysis equipment. The technical
specifications for the 10-30 MC Converter are as follows:
Frequency Range 40 mc to 5 gc; at lower and higher fre-
Crystal
Crystal Current
LO Input
Output Filter
Output Impedance
quencies with decreased sensitivity
IN21B
5 ma maximum, 0.2 ma minimum
2 volts maximum
40 mc cutoff frequency
Approximately 400 ohms
3.5 TEST RECEIVER
The Test Receiver is contained in four drawers, IA4, IAS, IA6, and IA7. An
interconnection diagram of the drawers is shown in figure 6-14. The schematic
diagrams for the Test Receiver drawers are shown in figures 6-15, 6-21, 6-24, and
6-27. The Test Receiver is a dual conversion type which uses phase-lock tech-
niques for automatic tracking of the input signal and a phase-coherent automatic
gain control. A strlp-line hybrld-ring diode mixer converts the S-Band signal to
a 50 mc first intermediate frequency in the S-Band Mixer (1A7A1), where it is
mixed with the S-Band local oscillator signal from the X32 Multiplier IA4A4. The
second conversion is accomplished in the 50 MC IF Amplifier and Second Mixer as-
sembly (IA7A2) by mixing the first intermediate frequency and a 60 mc signal, from
the 20 MC Oscillator and X3 Multiplier assembly (IA4A1), to produce the second
intermediate frequency of 10 mc.
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A i0 MC Isolation and Distribution Amplifier assembly (IA7A3) provides output
signals for the telemetry and ranging drawers. The last IF amplifier output
drives the phase detector and the coherent amplitude detector. The IF signals
are detected by these detectors to provide the tracking control voltage and the
automatic gain control voltage. The output of the phase detector drives the RF
loop voltage-controlled oscillator. The oscillator, in turn, drives the local
oscillator multiplier,which provides the phase coherent injection to the first
mixer.
3.5.1 Automatic Phase Control (APC) Loop
The receiver automatic phase control loop includes the i0 MC IF Amplifier, 50
MC IF Amplifier and Second Mixer, i0 MC IF Distribution Amplifier, RF Loop-phase
Dectector, Loop Filter, Receiver Voltage-controlled Oscillator, X3 Multiplier,
X32, Multiplier and Mixer Preamplifier. The transfer function and the mechaniza-
tion of the transfer function are described in the following paragraphs.
3.5.1.1 Transfer Function (APC)
The normalized transfer function of the APC loop is defined by:
where
1 + _ (s)
48 L
H(S) = 3 9
1 + 4_L (S) + 32BL 2
BL = low pass noise bandwidth
1 df
(s 2)
When the APC loop is operating under varying signal-to-noise ratios as a re-
sult of a small signal input, the noise bandwidth of the APC loop is affected in
the following manner :
= BLo + 3_o
1
Where 8L = _ effective noise bandwidth at design point,
O
1
4
s o = unity at strong signal
N = noise power in IF passband
S = signal power in IF passband
1/2
/,°o)
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and T 1 = (R 1 + R2)C tracking filter lagging time constant
O ° = Open loop gain at design point
= KDKvK M S ° (360)
where KD = phase detector constant in volts/degree,
K V = VCO constant in cycles/volt, and
K M = frequency multiplication.
The loop filter is composed of two time constants:
T 1 = (R 1 + R2)C = tracking filter lagging time constant
T 2 = R2C = tracking filter leading time constant
These time constants are related to one-half the effective noise bandwidth
(8Lo) at the design point by:
9G
TI _ o 2
328 L
0
3
T 2 = 48 L
O
The static phase error (SPE) for an input signal offset frequency in cps of
AF from the design point is:
SPE - AF
KDKvKM degrees
3.5.1.2 Mechanization of Transfer Function
The design point for the APC Loop is for a signal carrier level at threshold.
The phase gain constants of the Test Receiver are:
KD = 0.350 volts/degree (20-volt peak'S' curve)
K v = 150 cps/volt
KM = 96
G O = KdKvK m 360 s °
The threshold signal suppression factor, s o is calculated from the following ex-
pression:
1
s° =_i + 4_ ( N/S )
, since
B
N n
S -28 L
1
=
l + -4 (Bn)
where B n = 2000 cps = the predetection
bandwidth
for 28 L = 5 cps
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1
_o = _1 + 4_ (400)
for 28 L = 12 cps
i
1 ÷ 4 (167)1T
for 28 L = 48 cps
= 0.0442
= O.O688
1
= = 0. 136
o 41 + - (63.3)TT
for 2B L = 152 cps
1
_o = = 0.237
i ÷ _ (13.2)
Now G may be calculated for the various bandwidths as follows:
o
=
2BLo 5 cps
GO = KDKvKM (360) (a o)
= (o.35o) (150) (96) (360) (0.0442)
= 80,196
2BI_ = 12 cps
G O = (0.350) (150)(96)(360)(0.0685)
= 124,286
28L. = 48 cps
G = (0.350)(150)(96)(360)(0.136)
o
= 246,758
28L. = 152 cps
G = (0.350) (150) (96) (360) (0.237)
o
= 430,013
The loop fllter time constants for a BLo of 2.5, 6, 24, and 76 are:
9G
o (:9) (80,196:)
= (32) (6.25) = 3593 seconds
T1(2.5) = 32_Lo2
(9) (124. 286) 967 seconds
T1 (6) = (32) (36) =
(9)(246.758) = 120 seconds
T1 (24) = (32) (576)
(9) (430. 013)
TI(76) = (32)(5776) = 20.8 seconds
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3
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= 0.3 second
= 0.125 second
= 0.031 second
= 0.0098 second
The loop filter uses extremely low leakage (380 _f and 20 _f) capacitors.
The nominal resistance values for this filter are:
TI(2.5) = (R 4 + R 6 + RII + R12)(380 x 10 -6 ) = 3593 seconds
R 4 + R 6 + RII + RI2 = 9.45 megohms
TI(6) = (R 6 + RI2) (380 x 10 -6 ) = 967 seconds
R 6 + RI2 = 2.54 megohms
TI(24 ) = (R 5 + R 7 + R 8 + R 9) (20 x 10 -6 ) = 120 secends
R 5 + R 7 + R 8 + R9 = 6.0 megohms
TI(76 ) = (R7 + R 9) (20 x 10 -6 ) = 20.8 seconds
R 7 + R 9 = 1.04 megohms
T2(2.5) = (RII + RI2) (380 x 10 -6 ) = 0.3 second
Rll + RI2 = 789 ohms
T2(6) = R12(380 x 10 -6 ) = 0.125 second
RI2 = 329 ohms
T2(24 ) = (R 8 + R 9) (20 x 10 -6 ) = 0.031 second
R 8 + R 9 = 1550 ohms
T2(76 ) = R9(20 x 10 -6 ) = 0.0098 second
R 9 = 490 ohms
3.5.2 Automatic Gain Control (AGC) Loop
The receiver automatic gain control loop includes the IF and distribution
amplifiers, the AGC detector and the AGC filter. The transfer function and its
mechanization are described in the following paragraphs.
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3.5.2.1 Transfer Function (AGC)
The transfer function of the coherent AGC loop is defined by:
1
H(S) =
l+_ + _s
where T = RC time constant of the AGC loop filters.
G = loop gain
= Kd Ka Ko
= 21 average value
where Kd = amplltude detector gain constant
= 0.06 v/db nominal
K a = IF amplifier AGC gain constant
= 3.4 db/volt nominal
K° = operatlonal amplifier gain
= 100
The noise bandwidth of the AGC loop is at the design point as defined by:
G
2SL - 2T
where 28 L = noise bandwidth
The bandwidth is selectable by a front panel switch. The bandwidths are
0.118, 1.18 and 4.5 cps.
3.5.3 Calibrated Variable Attenuator 1A7AT1
The calibrated variable attenuator (see Test Receiver Part 4, schematic
diagram, figure 6-27) permits adjustment of the 2298 mc input signal level as de-
sired for the test to be performed. The calibrated variable attenuator was manu-
factured by PRD Electronics Co., Inc. Typical insertion loss is 16 to 18 db.
The calibration curve of attenuation vs degrees of shaft rotation at the operating
frequency for each unit was used to determine the graduation increments applied
to the attenuator dial mounted on the receiver front panel. Each dial is en-
graved with the serial number of the attenuator which it matches. In addition,
a "T" or "R" following the serial number indicates that the attenuator was cali-
brated for either the transmitter frequency of 2116 mc or the receiver frequency
of 2298 mc.
3.5.4 Cavity Preselector 1A7Z1
The 2298 mc input signal is fed to the S-Band Mixer assembly through the Cavity
Preselector 1A7Z1, which is an S-Band filter manufactured by the Rantec Corpora-
tion. The electrlcal specifications for the filter are as follows:
Model No. FS-214-4
Center Frequency 2295 mc
Insertion Loss 0.9 db maximum
VSWR (re) 1.2:1 maximum
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3.5.5 Local Oscillator Filter Cavities, IA7Z2 and Z3
The local oscillator signal for the S-Band Mixer assembly is supplied from the
X96 multiplier chain (X32 Frequency Multiplier and X3 Frequency Multiplier As-
semblies) by way of two tandem connected Rantec Filter cavities (figure 6-27),
which remove any spurious signals from the local oscillator signal. The electri-
cal specifications for the filters are as follows:
Model No. FS-214-6
Center Frequency (fo) 2245 mc
Insertion Loss 0.9 db maximum
VSWR (fo) 1.2:1 maximum
3.5.6 Mixer, S-Band 1A7A1
The 2295 mc input signal and the 2245 mc local oscillator signal are mixed in
the S-Band Mixer 1A7A1 (figure 6-28). The 50 mc IF signal produced is amplified
by three synchronously tuned cascode stages to give an over-all conversion gain
of 50 db. Crystal current in the m_xer may be measured at TP I-A and B and
PT2-A and B for each of the two mixer crystals. Technical Specifications are as
lollo_s:
Motorola No.
Frequency
L.O. Power
VSWR
Noise Figure
Power Gain
Intermediate Frequency
IF 3 db Bandpass
Output Impedance
01-23773D01
2298 mc
1.0 mw nominal
1.8:1 maximum
10 db maximum
49 ±1 db
50 mc
±4 mc minimum, ±5 mc maximum
50 (±20) + J0 (±20) ohms
3.5.7 50 MC IF Amplifier and Mixer IA7A2
The second conversion, from 50 mc to i0 mc, takes place in the 50 mc IF Ampli-
fier and Second Mixer assembly (figure 6-29). This assembly is essentially a
continuation of the 50 mc IF amplifier portion of the preceding one. It consists
of four additional cascode stages, synchronously tuned, which drive a balanced
diode mixer to produce a 10 mc output. The 60 mc local oscillator signal is sup-
plied by the 20 MC Oscillator and X3 Multiplier (figure 6-16). The first three
amplifier stages are designed to provide a variable gain control. Gain is con-
trolled by base current variations on Q1, Q3, and Q5. Regulated reference current
is provided by CRI, CR2, R42, R15, and R43. Components R18, CR4, CR5, RI9, CR3,
and R20 provide slope adjustment for gain versus AGC voltage. Diodes CR4 and CR5
aid in temperature stabilization. Technical specifications for the 50 MC IF Ampli-
fier and Second Mixer assembly are as follows:
Motorola No. 01-23774D01
Center Frequency 50 mc
Gain (conversion) 53 ±1 db at 0 volts AGC
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Dynamic Range
Gain Linearity
impedance
Leakage
Bandwidth
Mixer Balance
Noise Figure
Phase Shift
VOLUME 1
-72 to +52 db (See the typical graph on
figure 9 of assembly IA7A2, located in
Volume 3.)
±0.5 db from -60 dbm to -10 dbm at 0 volts
AGC
Output - 50 (±i0) + J0 (±I0) ohms
Input - 50 ohms, VSWR < 1.2:1
All RF signals i0 uv maximum on power leads
±4 mc minimum, ±5 mc maximum
15 db minimum
15 db maximum at gain 30 db
(See the typical graph on figure 8 of as-
sembly 1A7A2, located in Volume 3.)
Input Signal Level -16 dbm to -120 dbm
3.5.8 i0 MC Distribution Amplifier IA7A3
The 10 mc output slgnal from the 50 MC IF Amplifier and Second Mixer assem-
bly drives the I0 MC Distribution Amplifier assembly. This assembly (figure
6-30) consists of two amplifier sections. One is an RC-coupled two-stage com-
mon emitter amplifler whose outputs drive the telemetry and ranging converter
drawers. The other section is a cascode stage which is used to drive the
following 10 MC IF Amplifier assembly (1A7A4). Technical specifications for
the 10 MC Distribution Amplifier are as follows:
3.5.9
Motorola No.
Frequency
Input Signal Level
Noise Power
Input Impedance
Noise Figure
Linearity
Gain
Output Impedance
Bandwidth
Gain Stability
i0 MC IF Amplifier IA7A4
01-23775D01
i0 mc nominal
-80 dbm nominal
-i0 dbm maximum
50 ohms, VSWR <1.2:1
7 db maximum
±0.5 db from -75 dbm to +5 dbm
15 ±0.5 db
50 (±20) + j0 (±20) ohms
(J2, J3, and J4) ±5.5 mc minimum, ±8 mc
maximum (J5) ±i mc minimum, ±2 mc maximum
±1 db at 15 ° to 45°C
The final assembly (figure 6-31) in the i0 MC IF Amplifier chain is used to
drive the phase and amplitude detectors. The input signal is fed to a crystal
filter which limlts the IF bandwidth to approximately 2 kc. The signal is then
amplified by two cascode amplifier stages. The signal at this point is divided
to drive a linear amplifier, Q5, which provides a linear output signal for the
AGC detector. The other signal path goes to Q6 and then to Q7, which are tuned
RF ampllfiers used to provide a llmlting level slgnal to Q8, which provides a
constant power output at J3 for the loop phase detector. Technical specifica-
tions for the I0 MC IF Amplifier assembly are as follows:
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Motorola No.
Center Frequency
Gain
Bandwidth
Output Impedance
Output Level
Input Impedance
01-23776D01
10 mc
54 ±1 db (linear)
2.0 kc ±180 cps
50 ±10 ohms
Linear ±2 db from -22 dbm to +8 dbm
at linear output. Limited output +4 dbm.
50 ohms VSWR <1.2:1
3.5.10 Loop 10 MC Phase Detector (AGC) 1A5A4
The linear 10 mc signal from the 10 MC IF Amplifier assembly is used to drive
Q2 in the 10 MC Phase Detector assembly (figure 6-23), which is operated as a
linear amplifier. The signal is tuned in a double-tuned link-coupled network and
then fed to the phase detector network through C14 and C13. A reference signal
for the detector is supplied from the X} Multiplier (1A4A2) to the reference in-
put, J2. This signal drives Q1, a limiting amplifier, which provides a reference
signal of constant amplitude. The detector produces a dc output voltage, which
is approximately equal Lo twice the p==_-^-'"_g_,lo_u. .,nl+,g=.............4n th_ detector. The
tuned circuits are peaked for maximum dc voltage at the test point. Technical
specifications are shown in 3.5.11 as both detectors are identical.
3.5.11 Loop i0 MC Phase Detector (APC) IA5A2
The APC Loop I0 MC Phase Detector assembly is identical to the AGC Loop
10 MC Phase Detector assembly. The difference is in application only. The
reference signal portions are operated under identical conditions. The signal
amplifier, Q2, is driven with a level of +4 dbm from the 10 MC IF amplifier
assembly at a constant level so that the amplitude of the reference input and
signal input are constant, and the dc output voltage becomes a function of the
phase difference between the reference input and the signal input. This dc
voltage, after filtering, is used to control the VCO frequency to maintain the
loop in a phase-locked condition.
Detector assembly are as follows:
Motorola No.
Frequency
Output Impedance
Input Impedance
Gain
Limiter
Linearity
Bandwidth
Technical specifications for the 10 MC Loop
01-21432C01
10 mc nominal
40K maximum
50 ohms, VSWR <1.2:1
1.0 (±5%)V out at -22 dbm signal input
Output within 1 db with a reference
variation of +4 dbm to +7 dbm
±10% at -22 to +7 dbm, and <3 db down
at +10 dbm
±5 kc at 3 db
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Balance
Phase Characteristics
Phase Stability
Transfer Function
Symmetry
±10 mv maximum at -22 dbm non-coherent
signal, or noise at +10 dbm
±10 degrees over temperature
2 degrees peak in 20 cps BW
350 (±10) mv/degree at +4 dbm signal
input level
Maximum and minimum output voltage
within 500 mv
3.5.12 10 MC Phase Shifter 1A5A3
The phase and amplitude detectors require a 90 ° phase shift between detector
reference signals toproduce a maximum output signal out of the amp_tude detector since
the phase detector must operate near zero output. This phase shift is accom-
plished in the 10 MC Phase Shifter assembly (figure 6-10). The phase shift is
accomplished in Z1, a Variogon type (V53), which is followed by an untuned
isolation amplifier, Q1. This amplifier is followed by three synchronously
tuned amplifiers which accomplish the gain, limiting and output impedance
matching. Technical specifications for the 10 MC Phase Shifter assembly are
as follows:
Motorola No.
Frequency
Input Impedance
Output Impedance
Input Voltage
Gain
Distortion
Overall Phase Shift
Adjustable Phase Shift
Accuracy
01-23793D01
10 mc (±0.0025%)
50 ohms, VSWR 1.2:1
50(±20) +jO (i20) ohms
0.5 to 1.0 V RMS (±10 dbm nominal)
0 (±2 db) dbm
Less than 40 db
±10 ° (±0.5 ° RMS Jitter) over any 10 °
increment, 15 to 45°C.
0 to 360 °
±7 ° , repeatable ±3.0 ° over short time
periods
3.5.13 X} Frequency M91tiplier 1A4A2
The reference signal for the loop detectors is generated by the reference
oscillator at 20 mc. This frequency is reduced by a factor of two by the
Xl/2 Frequency Multiplier assembly (figure 6-17 ). The input stage of the Xl/2
Frequency Multiplier assembly is a double-tuned input, tuned output amplifier
which drives the varaetor divider, which includes a 10 mc tuned circuit con-
sisting of silicon capacitors, C15 and C16, and the primary of the transformer,
T4. The 20 me signal drives this tuned circuit, which generates a signal
at half the frequency of the input signal. This 10 mc signal drives Q2, which
is fixed-tuned to 10 mc by L3 and C17, which in turn drives three output ampli-
fier stages. The output tank circuits provide, with selected components, a
50-ohm output impedance. Technical specifications for the X1/2 Frequency
Multiplier assembly are as follows:
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Motorola No.
Frequency
Input Impedance
Output Impedance
Isolation
Spurious Signals
Phase Characteristics
Level
Bandwidth
01-21456C01
20 mc input
10 mc output
50 (±5) + j0 (±5) ohms
50 (±10) + j0 (±I0) ohms
I0 mc signal at input -70 dbm maximum
>95 db output to input at 50 mc
>20 db below fundamental frequency
<5 ° , w/temperature between the 3 outputs
+10 dbm ±3 db input
+I0 dbm ±2 db output
±0.5 mc, 3 db at output frequency
3.5.14 20 MC Oscillator and X3 Multiplier 1A4A1
The source for the reference signal and the second mixer local oscillator
frequency is the 20 MC Oscillator and X3 Multiplier assembly (figure 6-16).
This assembly consists of a crystal controlled oscillator Q1, which is a com-
mon emitter configuration followed by two isolation stages, Q2 and Q3. Tran-
sistor Q3 drives two output stages; one a straight through amplifier, Q4, with
a double-tuned output tank circuit driving two S0-ohm outputs, and the other
is a frequency triplet with double-tuned input and output tank circuits. Both
output stages are common base configurations. Technical specifications for
the 20 MC Oscillator and X3 Multiplier assembly are as follows:
Motorola No.
Frequency
Output Level
Spurious Signals
Long-term Stability
Output Impedances
Signal Isolation
Frequency Resetability
3.5.15 Loop Filter (APC) 1A6A2
01-23781D01
20 mc, ±0.002_, -10 to +70°C, J2 and J3
60 mc, J1
+10 dbm (±3 db), J1 and J2
+1.5 dbm (±1.5 db), J3
First and second crystal harmonics
>40 db down, others >30 db down
Non-harmonic signals >60 db down
Better than 1 x 10 -6
50 (±10) + j0 (±10) ohms
>50 db at 10 mc between the X3 output and
the 10 mc outputs
Adjustable ±200 cps about the nominal
frequency
The Loop Filter assembly (figure 6-26) is an R-C phase lag network which
provides the four bandwidths required by means of relay switches. The relays
switch resistances and capacitances that make up the particular time constant
required. The schematic shows all relays in the de-energized state which
provides the proper resistances and capacitors for the 12 cps bandwidth position.
Technical specifications for the Loop Filter assembly are as follows:
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Motorola No.
Transfer Function:
a. T 1 = 3560 seconds
T2 = 0.300 seconds
b. T 1 = 950 seconds
T 2 = 0.023 seconds
c. T 1 = 119.5 seconds
T 2 = 0.0313 seconds
d. T 1 = 20.9 seconds
T2 = 9.87 x 10 -3 seconds
01-23784D01
(all ±10% tolerance time constants)
28Lo = 5 cps
2BLo = 12 cps
2BLo = 48 cps
2BLo = 152 cps
Input Voltage Range
Source Impedance
Load Impedance
Filter Constant Selection
Capacitor Discharge
Signal Terminals
3.5.16 5 Channel VCO Assembly 1A6A1
+30 vdc to -30 vdc
"Approximately 40 K ohms
150 megohms (±50%)
Output voltage must be greater than 85%
of the input with load
Must contain provisions to remotely dis-
charge the filter capacitor
Ungrounded (floating) input and output
terminals
The output of the Loop Filter assembly is a dc phase error analog voltage,
which is used to control the 5-Channel VCO assembly (figure 6-25). VCO's 1
through 5 are identical common base oscillators except for the crystal fre-
quencies. Frequency deviation from each crystal frequency is accomplished by
varying the dc voltage applied to the PC-116 varactor diodes in the feedback
loop of the oscillators. The operating oscillator is selected by applying the
10 vdc collector voltage to that particular oscillator by means of an external
switch. The oscillator outputs are tied in parallel and applied to Q6, a
common emitter, tuned buffer amplifier, which drives a common base tuned out-
put amplifier, Q7. The output stages are two emitter follower isolation ampli-
fiers, whose inputs are tied together and are driven by Q7. Specifications
for the 5-Channel VCO assembly are:
Deviation
Power Output
VCO Center Frequency
VCO #I
#2
#3
150 cps/V ±10% for ±2 vdc, ±900 cps/V
(±10%) for ±6.0 vdc
10 mw minimum at J3 and J5
1 mw nominal at J4 and J6
23.385420 (±146 cps) mc
23.412420 (±146 cps) mc
23.416280 (±146 cps) mc
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#4 23.420140 (±146 cps) mc
#5 23.424000 (±146 cps) mc
Linearity 150 cps/V ±10% for ±2.0 vdc in, and
±900 cps/V ±I0_ for ±6.0 vdc
3.5.17 X3 Frequency Multiplier Assembly 1A4A5
The VCO output signal is used to drive a multiplier chain,which supplies
the S-Band local oscillator signal to the first mixer. The X3 multiplication
in the X3 Frequency Multiplier assembly (figure 6-20) is accomplished in Q1,
a grounded base tripler stage. Coil L1 and capacitor C6 form a series trap
to reduce the 46mc component in the output of the tripler stage. The three
remaining amplifier stages are tuned common base amplifiers with sufficient
gain to provide the 70 mc output requirements. The network between Q2 and Q3
is the remnant of a phase modulation circuit used only in the X3 Multiplier
and Phase Modulator assembly (1A9A2) in a preceding version of this assembly,
and it serves no useful function in this assembly. Specifications for the
X3 Multiplier assembly are:
Motorola No.
Fr_qu_nuy
Bandwidth
Output Level
Impedance, Input
Impedance, Output
Input Power Level
Spurious Outputs
Saturation
01-23772D01
qO A --. _O_4.nl input
>±4 mc about nominal output
+19.5 (±i.5 db) dbm
50 ohm, VSWR, <1.2: 1
50 (±I0) + j0 (±I0) ohms
+i0 dbm ±2 db
>30 db below desired output
±0.5 db change in output for ±3 db change
in input
3.5.18 X32 Frequency Multiplier 1A4A4
The output of the X3 Frequency Multiplier assembly is used to drive the
X32 Frequency Multiplier assembly (figure 6-19), giving a total multiplication
factor of X96. Transistor Q1 is a X2 frequency multiplier with a pi network
matching in the input and a double tuned coupling to Q2. Transistor Q2 is a
buffer-limiter common-emitter amplifier,which drives the driver stage Q3. A
pi network is used to couple Q3 and the power amplifier stage Q4. The power
amplifier is a common base tuned amplifier, which is capable of producing ap-
proximately 3 watts output at 140 mc. This output signal drives a X4 multi-
plier using varactor diode CR1. The output of the power amplifier is tuned and
the impedance matched by coils L10 and Lll and capacitors C17 through C22. Coil
L12 and capacitor C23 are a series resonant idler circuit tuned to twice the
X4 input frequency. Coils L13, L14 and capacitors C46, C24 through C26 pro-
vide tuning and impedance matching out of the X4 multiplier. An isolation pad,
consisting of R14, R16 and R17, is included between the X4 multiplier and the
cavity multiplier to provide a more stable load for the X4 multiplier and a
source for the cavity multiplier. The cavity multiplier multiplies by a
68-25299E 3-19
VOLUME1
factor of four, and is driven through the matching network of L15 and C18.
Tuned cavity Z1 is the cavity assembly, which is actually a double cavity con-
sisting of an output quarter-wave filter at the output frequency and an idler
cavity to increase the multiplication efficiency of the multiplier. Speci-
fications for the X32 Frequency _;dltipller assembly are:
Motorola No.
Frequency
Multiplication Ratio
Power Input
Power Output
Saturation
Output Impedance
Bandwidth, Modulation
Bandwidth, RF
Input Impedance
Spurious Signals
01-23787D01
70 mc (approximate)
32
+15 dbm, ±2 db
+21.5 dbm minimum
±0.5 db change in output with a ±3 db
change in input level.
Minimum power output into a 50(±5)
+jO ohms load only.
200 kc to 3.5 mc @ 3 db down on first
sideband for 0.2 radian modulation index
25 mc minimum @ 3 db
50 ohms, VSWR <1.2:1 center VSWR <1.5:1
within 3 db bandwidth
>40 db below desired output
3.5.19 AGC Amplifier and Filter Assembly 1A5A1
The dc signal derived from the AGC 10 MC Loop Phase Detector assembly is used
to supply the gain correction voltage for the 50 MC IF Amplifier and Second
Mixer assembly. This correction voltage is first conditioned by the AGC Ampli-
fier and Filter assembly (figure 6-22). The filter is an active type using a
Philbrick P2 operational amplifier and a P5 booster amplifier with appropriate
R-C feedback to provide the bandwidths required. Bandwidth selection is per-
formed with relays which are controlled by the front panel switch. Much of the
auxiliary circuitry of the AGC Amplifier and Filter assembly is not used in
this application. Manual gain control is provided for by connecting an ex-
ternal variable resistor from J3 to J4. This variable resistor applies a
portion, determined by the variable resistance, of the voltage across VR2 to
the input to the amplifier input. Resistors R1 and R5 are zero and balance
controls. The output of the filter is monitored by measuring the booster ampli-
fier voltage output. This measuring device is a front panel meter entitled SIG-
NAL STRENGTH and indicates the voltage feedback to the 50 MC IF Amplifier and
Second Mixer assembly.
Motorola No.
Gain
Time Constants
Input Impedance
Source Impedance
Specifications for the AGC Loop Filter assembly are:
01-23610D01
IO0 ±1%
Vl = 3.8 (±10%) seconds
_2 = 0.38 (±10%) second
73 = 0.1 (±10%) second
>500K
40K maximum
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Input Voltage Range
Bias Adjustment
Output Impedance
Output Voltage Range
Output Voltage Limiting
DC Drift and Noise Error
Amplifier Bandpass
VOLUME 1
+0.8 to +1.5 vdc, and 35 Vp-p noise
+0.25 to 1.5 vdc at the signal input
<300 ohms @ dc
0 to -i0 vdc (linear ±10%) with 6K load
+1.25 to -II vdc
<1 mv referred to the input @ +I vdc in
and bias adjusted for -2 vdc output
dc to 1 kc minimum, roll off 12 db/
octave @ -0.5 to -i0 vdc
3.6 FREQUENCY CONVERTER 1A8
The Frequency Converter (figure 6-32) contains a plug-in 5-Channel Oscillator
assembly (1A8A1), which provides a minimum of 5 mw output at 181.9 mc. This out-
put is applied through a resistor network to the Mixer-Filter assembly (1A8A2)
and provides a nominal 1 mw of conversion oscillator power. The 2116.7 mc input
signal is applied to the RF mixer. The RF mixer output is tuned to the sum fre-
...._-_--_'" n____ me, which is the desired output. A 6 db attenuator at the input
ensures a satisfactory input voltage standing wave ratio.
3.6.1 5-Channel Oscillator IA8AI
The 5-Channel Oscillator assembly (Motorola P/N 01-20246E01) schematic is
shown in figure 6-33. All the crystal frequencies for each assembly are listed
on the schematic diagram. A front panel FREQUENCY SELECTOR switch is used to
select Oscillator No. 1 through 5. The oscillator output is fed to a buffer stage
followed by two stages of X2 multiplication to obtain an output frequency which
is four times the selected oscillator frequency.
Summary of specifications:
Frequencies (See table II-7.)
Output Level 5 mw (minimum)
Output Impedance 50 ohms ±10%
3.6.2 Mixer-Filter IA8A2
The schematic diagram of the Mixer-Filter assembly is shown in figure 6-34.
The mixer accepts the 2116 mc frequency of the 2116 MC Test Transmitter IA9
and one of the output frequencies from the 5-Channel Oscillator assembly (IASA1).
The conversion is accomplished by a diode mixer and a cavity tuned to the sum
of the two input frequencies (2297 mc).
Summary of specifications:
Input Frequencies
Input Power Level
Output Frequency
Output Power Level
(See table II-7.)
1 mw
(See table II-7.)
-60 dbm
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Bandwidth, 3 db
Conversion Loss
12 mc (minimum)
18 db (maximum)
3.7 TEST TRANSMITTER 1A9
The Test Transmitter (figure 6-35) contains five Voltage Controlled Oscil-
lators (1A9A1), a X3 Multiplier and Phase Modulator (1A9A2), a X32 Frequency
Multiplier (1A9A3), a Voltage-Controlled Oscillator bias assembly and RF
couplers. Operating controls are mounted on the front panel. Only one of the
Voltage-Controlled Oscillators (1A9A1) is used at a time; the desired output
frequency determining the active oscillator.
3.7.1 5-Channel Voltage-Controlled Oscillator (VCO) 1A9A1
Figure 6-25 is a schematic diagram of the 5-Channel Voltage Controlled Os-
cillator assembly. This oscillator is a plug-in assembly containing five
22 mc crystal controlled oscillators, an isolation amplifier, a driver ampli-
fier, and two emitter follower output amplifiers. The VCO frequency is con-
trolled by the VCO Bias control. The VCO SELECTOR switch is located on the
front panel. The VCO SELECTOR switch applies a regulated +i0 volts to the
desired VCO. A disabling circuit prevents the operation of the ampllfier,Q6,
while allowing the oscillator to continue to operate. The disabling ability
allows zero adjustment of an external power meter. Technical characteristics
for the 5-Channel Voltage-Controlled Oscillator assembly are the same as for
the Test Receiver 5-Channel VCO (IA6AI). Refer to paragraph 3.5.16 for the
technical characteristics of the assembly.
3.7.2 X3 Multiplier and Phase Modulator IAgA2
Figure 6-36 shows a schematic diagram of the X3 Multiplier and Phase Modu-
lator assembly. This assembly consists of a conventional grounded base X3
multiplier, a tuned isolation amplifier, a voltage sensitive variable re-
actance phase modulator, another isolation drive_ and an output stage. Coil
L1 and capacitor C6 are provided to trap the unwanted second harmonic in the
multiplier output. The phase modulator reactance varies with the voltage, ap-
plied to J2 or J3, due to the capacitance variation of the PC113 varactors.
Technical specifications for the X3 Multiplier and Phase Modulator assembly
are as follows:
Motorola No.
Frequency
COMMAND MODULATION
Sensitivity
Linearity
Maximum Deviation
Capability
Frequency Response
01-23760D01
22 mc input, 66 mc output nominal
0.031 (±0.0015) radians/volt
@ 10 kc
+0.5 db from dc to 50 kc
0.1 radian peak maximum @ 10 kc
Dc to 100 kc @ 3 db
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Modulation Input Impedance >2000 ohms @ dc to I00 kc
Symmetry Peak positive and peak negative phase
RANGE MODULATION
Sensitivity
Linearity
Modulation Input Voltage
Modulation Input Impedance
Output Power Level
Output Bandwidth
RF Input Impedance
Output Impedance
Input Power Level
Incidental Amplitude
Modulation
Spurious Outputs
Power Gain Variation
deviation within 5% @ I0 kc
0.165 (20.008) radians/volt
@ 500 kc
21 db ± dc to 1 mc
-0.55 (20.1) to 1.35 (±0.1) volts with
a rectangular waveform
50 ohms, VSWR <1.3 @ dc to 3 mc
19.5 (±1.5) dbm
>24 mc @ 3 db
50 ohms, VSWR <1.2:1
50 (210) + j0 (±10) ohms
+10 dbm (22 db)
<21 db about carrier from dc to 2 mc
measured at maximum phase deviation
>30 db below desirea output
<±l db
3.7.3 X32 Frequency Multiplier 1A9A3
Figure 6-19 is a schematic diagram for the transmitter X32 Frequency Multi-
plier assembly. Transistor Q1 is a X2 frequency multiplier with a pi network
matching in the input and a double tuned coupling to Q2. Transistor Q2 is a
buffer-limiter amplifier, which drives Q3 at a constant power level. A pi net-
work is used to couple Q3 and the power amplifier Q4. The power amplifier is
a common base tuned amplifier,which is capable of producing approximately three
watts output at 132 mc. This signal drives a X4 multiplier using varactor
diode CR1. The output of the power amplifier is tuned and the impedances
matched by L10 and Lll and C17 through C22. Coil L12 and capacitor C23 are a
series resonant idler circuit tuned to twice the X4 input frequency. Coils
L13 and L14 and capacitors C46 and C24 through C26 provide tuning and imped-
ance matching out of the X4 multiplier. An isolation pad, consisting of R14,
R16, and R17, is included between the X4 and the cavity multiplier to provide
a more stable load for the X4 and a source for the cavity multiplier. The
cavity multiplier (by a factor of four) is driven through the matching network
of L15 and C18. Tuned cavity Zl is the cavity assembly, which is actually a
double cavity consisting of an output quarter-wave filter at the output fre-
quency, and an idler cavity to increase the multiplication efficiency of the
multiplier. Technical specifications for the X32 Frequency Multiplier assembly
are:
Motorola No. 01-23786D01
Frequency 66 mc approximate
Multiplication Ratio 32
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Power Input
Power Output
Saturation
Output Impedance
Bandwidth, Modulation
Bandwidth, RF
Input Impedance
Spurious Signals
+15 dbm, ±2 db
+21.5 dbm minimum
±0.5 db change in output with a ±3 db
change in input level
Minimum power output with a 50(±5) +
j0 ±(5) ohms load only
200 kc to 3.5 mc @ 3 db down on first
sideband for 0.2 radian modulation index
25 mc minimum @ 3 db
50 ohms, VSWR <1.2:1 center frequency
VSWR <1.5:1 within 3 db bandwidth
>40 db below desired output
The output of the X32 Frequency Multiplier assembly is isolated from the
output couplers and attenuators by an isolator, AT-I. The isolator is a
standard model manufactured by Rantec Corporation. The technical character-
istics of the isolator are as follows:
Model No.
Frequency
Isolation
Insertion Loss
VSWR
Power Handling
CST-II-3
2116 mc nominal
(1900-2700 mc)
20 db minimum
0.4 db maximum
1.25:1 maximum
50 watts maximum
3.7.4 VCO Bias Assembly
The VCO Bias Assembly is built on a terminal board in the drawer. The oscil-
lator selection and variable frequency voltage for the 22 mc VCO is provided
for in the VCO Bias Assembly. The VCO voltage is monitored by a front panel
VCO BIAS meter. The TRANSMITTER DISABLE switch is located in the bias assembly
compartment. Figure 6-35 shows the VCO Bias Assembly (part of Test Transmitter
drawer). Extensive filterlng is used in the bias assembly compartment to
comply with the radiated interference specification for the transmitter. The
variable frequency control is accomplished by R3, a ten-turn potentiometer,
which varies the varactor bias voltage in the 22 mc VCO. The TRANSMITTER
DISABLE switch removes the power supply, +15 vdc, to the 22 mc VCO isolation
amplifier.
3.7.5 Calibration and Monltorln_
In addition to the front and rear panel 22 mc outputs, the Test Transmitter
also provides three other outputs. These outputs are the front and rear panel
outputs at 2116 mc, and the power monitor output, as shown in figure 6-35. The
front panel RF signal is attenuated by approximately 60 db by the two 20 db
couplers, 18 to 20 db insertion loss in the PRD attenuator and the remainder in
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the cable and connector losses. This results in an approximately -40 dbm out-
put signal level with the step attenuator and the calibrated attenuator set to
zero. Accurate measurement of the minimum insertion loss of the variable at-
tenuators, directional couplers and cabling inserted between the power moni-
toring point and the transmitter output, permits percise output power level
settings.
3.7.6 Calibration Curves
The calibration curves for the PRD-198 attenuator are plotted in attenuation
in db above insertion loss as a function of dial setting in degrees. These
calibration curves as supplied by the manufacturer for the specific frequency
differ to such an extent that a single specification for applying the gradua-
tions to the General Radio dial cannot be developed. Each transmitter (and
each receiver) attenuator has a different calibration on the dial and, there-
fore, the units are not interchangeable. The graduations applied to the dials
of both receiver and transmitter are shown in Table III-l.
TABLE III-l. ATTENUATOR DIAL SPACING IN DEGREES PER DB
...... _ T n-ln nB I 10-20 DB
SNI31T
(2116 mc) 0052'30" l°15'00"
SN130R
(2298 mc)
20-30 DB 30-100DB
I°20,40 ,, i°21,30 ,,
0°50'15 '' i°17,00 '' I°20,i0 '' I°21,50 ''
SNI32T
(2116 mc) 0o50'40 '' i°14'i0" 1°20'I0" l°21'40"
0°47,50 ,,
0°47,45 ,,
SN133T
(2116 mc) I015'50 ''
i013'20 ''
SNI29R
(2298 mc)
I°21'00 ''
I021'0 ''
I°21'30 ''
i°22,15 ,,
Graduated dial marking lengths indicate ½, I, 5 and I0 db calibrations. The
maximum error occurs in the nonlinear portion of the attenuation curve between
0 and l0 db. At 6 db, the error is approximately 0.5 db. Over the linear por-
tion of the curve, the maximum error is less than 0.1 db. The serial number of
the attenuator for which the dial is calibrated is engraved on the dial. A "T"
or "R" following this serial number indicates attenuator calibration for either
the transmitter or receiver frequency.
3.7.7 Rear Panel RF Output
The rear panel RF output is attenuated 70 db in two 20 db directional couplers
and a 30 db fixed attenuator. This results in a nominal signal level of -50 dbm
available at the rear panel to enable monitoring by a Read-Write-Verify (RWV)
Receiver.
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3.7.8 Power Monitor Output
The power monitor output enables connection of an external power meter to the
Hewlett-Packard 478A thermistor mount in the Test Transmitter. The self-
contained thermistor output passes through a single section, high frequency,
low-pass filter which is part of the transmitter chassis. This filter attenu-
ates the 2116 mc RF signal by an additional 60 db, but has a negligible insertion
loss to the power meter signal. The reference power level measured at the power
monitor is a minimum of 1 mw.
3.7.9 Filtering and Shielding
Figure 6-35 is an interconnection diagram for the transmitter and shows the
power and signal filtering. The individual assemblies contain filtering which
attenuates all RF signals generated in the assemblies to a level less than 10
micro-volts (-87 dbm). This -87 dbm signal level is isolated from the low level
output at the front panel by compartmentalization. An estimate of indicated
signal levels contained in these compartments is as follows:
Transmitter assembly compartment less than -80 dbm
Transmitter attenuator section less than -120 dbm
RF output and power monitor section less than -150 dbm
The attenuator control shafts enter the front panel through waveguide beyond
cutoff tubing. The calculated value of attenuation for the three-inch tube is
192 db. Since the tube enters an area which is estimated at -120 dbm, an
adequate safety factor is assured.
3.8 RANGING CONVERSION UNIT 1A10
The Ranging Conversion Unit (figure 6-37) consists of three assemblies, a 10
MC Phase Shifter (1A10A1), a 10 MC Phase Switch (1A10A2) and a 10 MC Balanced
Detector (1A10A3).
3.8.1 10 MC Phase Shifter 1A10A1
The 10 MC Phase Shifter assembly is included in the Ranging Conversion Unit
to allow the 498 kc output phase to be adjusted for proper phase relationship
with the external ranging equipment. The technical specifications and circuit
description for the identical unit in the Test Receiver (assembly 1ASA3) are
given in paragraph 3.5.12.
3.8.2 10 MC Phase Switch 1A10A2
The schematic for the 10 MC Phase Switch assembly is shown in figure 6-38.
The circuit is essentially a push-push amplifier with the inputs driven 180 °
apart in phase and the outputs are in parallel. The two amplifiers are switched
on or off, by Q1 and Q4, alternately by the PN-PN square wave input modulation
signals. When one RF amplifier is on the other is off, thus producing the 180 °
modulated output signal. The modulation frequency is a 498 kc square wave.
Technical specifications for the 10 MC Phase Switch assembly are as follows.
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Motorola No.
Frequency
Input Impedance
Input Impedance
Input Level (RF)
Output Level (RF)
Modulation Signal:
Amplitude
Polarity
Frequency
Pulse & Decay Time
Balance
Spurious Signals
01-23840D01
I0 mc
50(±5) + jO (±5) ohms
50 ohms, VSWR <1.2:1 maximum
1.5:1 within 3 db bandwidth
I0 (±3) dbm
5 (21) dbm @ +7 dbm input
0.8V p-p
-0.6 (±0.1 to -1.35 (±0.1) assertion
-1.35 (±0.1 to -0.6 (±0.1) negation
498 kc
0.03 microseconds
Reference signals > 30 db below the
first order sideband.
All signals >35 db below the desired
output signal.
The schematic diagram for the 10 Me Balanced Detector assembly is shown in
figure 6-39. The phase modulated signal from the 10 MC Phase Switch (1A10A2) at
J1 is amplified by two cascode amplifier stages, Q1 through Q4. Transistor Q5
is an emitter follower stage, which provides the signal injection to the bal-
anced diode detector. The output is monitored by TP1 and TP2, which are on
opposite sides of a 10 mc rejection filter. The 498 kc signal from the de-
tector is filtered and amplified by Q6 and Q7 and the associated circuitry.
Transistor Q7 is an emitter follower amplifier, which provides the output level
and impedance matching required. Technical specifications for the 10 MC
Balanced Detector assembly are as follows:
Motorola No.
Frequency
Input Signal Level
Output Amplifier Response
Conversion Gain
Noise Figure
Bandwidth
Output Impedance
Input Impedance
01-23845D01
I0 mc
-60 dbm maximum
±i0 kc minimum @ 3 db, 498.047 kc
center frequency
19 (±3) db
13 db maximum
>±2 mc, <2.5 mc @ i0 mc center
frequency
50 (±I0) + j0 (±I0) ohms
50 ohms, VSWR 1.2:1 maximum
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SECTION IV
DRAWER AND ASSEMBLY ALIGNMENT AND CHECKOUT PROCEDURES
4.1 GENERAL
This section describes the alignment and checkout procedures for each drawer
and assembly in the GSE. All schematic diagrams used with the procedures
throughout this section are located in section VI. All assembly alignment pro-
cedures outlined in this section are referenced to the proper assembly align-
ment procedure that is bound in Volume 2 or Volume 3.
NOTE
Locate the desired assembly alignment pro-
cedure by referring to the table of contents
and indexed tabs in each separately bound
volume of test and alignment procedures.
To ensure maximum performance of each drawer, each assembly should be
realignea after repair_ or parts replaccment have been a_complished on the
assembly.
4.2 TELEMETRY NARROW BAND SUBSYSTEM IA2, ALIGNMENT
This alignment and test procedure covers the tests required for the
Telemetry Narrow Band Subsystem, Motorola Part No. 01-25245E. Refer to figure
6-5 for a schematic diagram of the drawer. This alignment and checkout pro-
cedure assumes the assembly checkout procedures outlined in paragraphs 4.3
through 4.7 were completed prior to the alignment Of the drawer in the follow-
ing procedure.
4.2.1 Test Equipment Required
The following test equipment, or equivalent, is required to align and test
the Telemetry Narrow Band Subsystem.
Signal Generator, HP-608C
Test Receiver, 1A6
Frequency Counter, HP-524C
AC VTVM, HP-400D
Spectrum Analyzer, Panoramic SPA-4a
Power Supply, ±lS vdc
4.2.2 Alignment
a. Interconnect the system and lock the Test Receiver on the incoming
signal from the signal generator.
b. Connect a VTVM to the output of the l0 MC Phase Detector assembly
at IA2A3-J3 (disconnect cable W7).
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c. Adjust the dial on the i0 MC Phase Shifter assembly (IA2A5) to obtain
0 vdc on the VTVM.
d. Disconnect the VTVM and reconnect cable W7 on the assembly.
4.2.3 Test Requirements
4.2.3.1 Bandwidth Selector
a. Connect a HP-606A signal generator to jack 1A2J4 (rear panel).
b. Set signal generator output signal to 10.000 mc and -65 dbm.
c. Set variable attenuator to 0 db.
d. Connect a spectrum analyzer to jack 1A2J6.
e. Set the BANDWIDTH switch to the 4.5 KC position.
f. Measure the 1 db bandwidth at jack 1A2J6 (limit: 4.5 kc minimum).
g. Set the BANDWIDTH switch to the 20 KC position.
h. Measure the 1 db bandwidth at jack 1A2J6 (limit: 20 kc minimum).
i. Set the BANDWIDTH switch to the 420 KC position.
j. Measure the 1 db bandwidth at jack 1A2J6 (limit: 420 kc minimum).
k. Set the BANDWIDTH switch to the 3.3 MC position.
1. Measure the 3 db bandwidth at jack 1A2J6 (limit: ±8 mc minimum
±9 mc maximum).
4.2.3.2 Narrow Band Telemetry Channel Outputs
a. Connect the test equipment as described in paragraph 4.2.3.1.
b. Connect the 10 mc reference signal from the Test Receiver to the
10 mc reference input of jack 1A2J5.
c. Connect an oscilloscope to the TLM DPE output at 1A2J1.
d. Observe the oscilloscope and vary the input frequency at the 10 mc
reference input at 1A2J5 for an output beat note of approximately
1000 cps.
e. Connect an AC VTVM and a 50 ohm load to jack 1A2J2.
f. Measure the output amplitude (limit: 0 dbm nominal).
g. Verify that the amplitude of the output signal at 1A2J1 and 1A2J3
are identical outputs to the output of 1A2J2.
4.3 TELEMETRY BANDPASS FILTER IA2AI, ALIGNMENT
This alignment and test procedure covers the tests required for the Telemetry
Bandpass Filter, Motorola Part No. 01-23800D01. Refer to figure 6-6 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 2 on the assembly.
4.4 NARROW BAND i0 MC IF AMPLIFIER IA2A2, ALIGNMENT
This alignment and test procedure covers the tests required for the Narrow
Band i0 MC IF Amplifier, Part No. 01-24272D01. Refer to figure 6-7 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 2 on the assembly.
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4.5 10 MC PHASE DETECTOR 1A2A3, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Phase Detector, Motorola Part No. 01-24273D01. Refer to figure 6-8 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 2 on the assembly.
4.6 VIDEO AMPLIFIER 1A2A4, ALIGNMENT
This alignment and test procedure covers the tests required for the Video
Amplifier, Motorola Part No. 01-23853D01. Refer to figure 6-9 for a schematic
diagram of the assembly. Perform the alignment procedure outlined in Volume 2
on the assembly.
4.7 10 MC PHASE SHIFTER 1A2AS, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Phase Shifter, Motorola Part No. 01-23793D01. Refer to figure 6-10 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 2 on the assembly.
4.8 TELEMETRY WiDE BAND _o,_,,,_r_" _.._IA_,AL!GNM_NT........
This alignment and test procedure covers the tests required for the Telemetry
Wide Band Subsystem, Motorola Part No. 01-25246E. Refer to figure 6-11 for a
schematic diagram of the drawer. This alignment and checkout procedure assumes
the assembly checkout procedures outlined in paragraphs 4.9 through 4.11 were
completed prior to,he alignment of the drawer in the following procedure.
4.8.1 Test Equipment Required
The following test equipment, or equivalent, is required to align and test
the Telemetry Wide Band Subsystem.
Signal Generator, HP-606A
Spectrum Analyzer, Panoramic SPA-4a
Test Receiver, Drawer 1A6
AC VTVM, HP-400D
Frequency Counter, HP-524C
4.8.2 Alignment
No alignment is required for the drawer.
4.8.3 Test Requirements
4.8.3.1 Bandwidth Selector
a. Connect a HP-606A signal generator to jack 1A3J4 (rear panel).
b. Set signal generator output signal to 10.000 mc and -65 dbm.
c. Connect a frequency counter to jack 1A3J1 (front panel).
d. Connect a spectrum analyzer to jack 1A3J2.
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e. Set the BANDWIDTH switch to the 4.5 KC position.
f. Set the ATTENUATION DB switches to the 0 DB positions.
g. Vary the signal generator output frequency while observing the
spectrum analyzer and frequency counter for both the upper and lower
1 DB frequencies.
h. Determine the bandwidth by subtracting the two frequencies. The
bandwidth should be as follows. Also, determine the bandwidth of the
20 KC, 420 KC, and 3.3 MC positions of the BANDWIDTH switch.
BANDWIDTH Switch Position 1 DB Bandwidth Tolerance
4.5 KC 4.5 kc minimum
20 KC 20 kc minimum
420 KC 420 kc minimum
3.3 MC 3.3 mc minimum
4.8.3.2 Wide Band Telemetry Channel Outputs (NON-GSDS and TLM)
a. Connect the test equipment as,described in paragraph 4.8.3.1.
b. Set signal generator output signal to i0.000 mc and -65 dbm.
c. Measure the amplitude of the output signal at IA3J2 on the
spectrum analyzer (limit: -7 dbm ±1.5 db).
d. Repeat the above procedure with the spectrum analyzer connected
to IA3JI.
4.8.3.3 Wave Analyzer Input (IA8J3 and JT)
a. Connect the wide band telemetry output signal from the Test Receiver
to jack IA3J4 (WB IN).
b. Lock the Test Receiver to the output signal from the Test Transmitter.
The locked condition may be observed with an oscilloscope connected
at the DPE jack on IA5J2.
c. Connect the spectrum analyzer to the NON-GSDS output (IA3JI).
d. Set the variable attenuators for a -7 dbm signal output at IA3JI.
e. Connect a frequency counter to the wave analyzer input (IA3J3).
f. Verify that the output frequency at IA3J3 is 20 kc (nominal).
g. Verify that the output frequencies at IA3J6 and IA3J3 are identical
frequencies.
4.8.3.4 Wave Analyzer Input Level
a. Connect the test equipment as described in paragraph 4.8.3.1.
b. Connect an AC VTVM to the wave analyzer input (IA3J3).
c. Measure the output voltage at IA3J3 (limit: 3 volts ±0.3 VRMS).
d. Verify that the output voltage at IA3J6 is identical to the
voltage at IA3J3.
4.8.3.5 Spectrum Analyzer Input
a. Connect the test equipment as described in paragraph 4.8.3.1.
b. Lock the Test Receiver to the output signal from the Test Transmitter.
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C.
d.
e.
f.
g.
h.
4.9
Connect the spectrum analyzer to the 10 MC WB OUT input (1A3J1).
Adjust the variable attenuators for -7 dbm at 1A3J1.
Connect the 20 MC input from 1A3J7 to 1A4J17.
Set the output signal of the signal generator to 20 mc and 0 dbm.
Connect the spectrum analyzer to the input at 1A3JS.
Measure the output signal level at 1A3J7 (limit: -42 dbm nominal).
TELEMETRY BANDPASS FILTER IA3AI, ALIGNMENT
Alignment of this assembly is performed in the same manner as the align-
ment of Telemetry Bandpass Filter IA2A1 (located in Volume 2). Refer to
figure 6-6 for a schematic diagram of the assembly.
4.10 10.02 MC MIXER-OSCILLATOR 1A3A2, ALIGNMENT
This alignment and test procedure covers the tests required for the 10.02
MC Mixer-Oscillator, Motorola Part No. 01-23844D. Refer to figure 6-13 for
a schematic diagram of the assembly. Perform the alignment procedure out-
lined in Volume 2 on the assembly.
4:11 WIDE BAND l0 MC IF AMPLIFIER IA3A3, ALIGNMENT
This alignment and test procedure covers the test required for the Wide
Band l0 MC IF Amplifier, Motorola Part No. 01-23795D01. Refer to figure 6-12
for a schematic diagram of the assembly. Perform the alignment procedure
outlined in Volume 2 on the assembly.
4.12 TEST RECEIVER DRAWERS IA4 THROUGH 1A7, ALIGNMENT
The Test Receiver alignment procedure is performed with the four Test Re-
ceiver drawers (1A4 through 1A7) mounted and interconnected in the GSE Rack.
The procedure in the following paragraphs covers the complete drawers listed
follows.
Name Drawer
Test Receive_ Block Diagram IA4 thru IA7 6-14
Test Receiver, Part One 1A4 6-15
Test Receiver, Part Two IA5 6-21
Test Receiver, Part Three IA6 6-24
Test Receiver, Part Four 1A7 6-27
Figure No. Schematic Diagram
69-25443E
63-25447E
63-25448E
63-25449E
63-25450E
This alignment and checkout procedure assumes the assembly checkout proced-
ures outlined in paragraphs 4.13 through 4.27 were completed prior to the
alignment of the four drawers in the following procedure.
4.12.1 Test Equipment Required
The following test equipment, or equivalent, is required to align and test
the Test Receiver.
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Power Meter, HP-430C
Thermistor Mount, HP-477B
Frequency Counter, HP-524C
Oscilloscope, Tektronix Type 543A
Signal Generator, HP-616B
Function Generator, HP-202A
Spectrum Analyzer, Panoramic SPA-4a
VTVM, HP-410B
VTVM, HP-412A
Test Transmitter, IA9
Frequency Converter, IA8
4.12.2 Initial Alignment
4.12.2.1 Power Supplies
Adjust the power supplies as follows.
a. Adjust the +15 vdc as indicated by panel meter.
b. Adjust the -15 vdc as indicated by panel meter.
c. Adjust the +28 vdc as indicated by panel meter.
d. Adjust the -28 vdc as indicated by panel meter.
4.12.2.2 Local Oscillator Power Measurement
With a power meter connected at the Mixer-Preamplifier assembly (J2, IA7AI),
measure the amplitude of the local oscillator (limit: 0 dbm ±3 db).
4.12.2.3 Input Attenuation and Preselector Insertion Loss
a. Connect the HP-616B signal generator to the 2298 MC input (IATJI).
b. Set the signal generator to 2298 mc and -40 dbm.
c. Connect the spectrum analyzer to the signal input of the Mixer-
Preamplifier assembly (IA7AI, Jl).
d. Set the variable attenuator to zero.
e. Measure the insertion loss (limit: 23 db maximum).
4.12.2.4 Crystal Current
With no signal input, measure the crystal current at TPI and TP2
(limit: 0.7 to 0.8 ma).
4.12.3 Test Requirements
4.12.3.1 i0 MC Isolation and Distribution Amplifier Outputs (Reference)
a. Connect a power meter to jack IA4J8.
b. Terminate jacks IA4JI, IA4J3, IA4J4, and IA4J5 with a 50 ohm termi-
nation.
c. Measure the power output at jack IA4J8 (limit: i0 dbm ±2 db).
d. Repeat the above procedure to determine the power output at IA4JI,
IA4J3, IA4J4, and IA4J5.
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e. Connect a frequency counter to jack 1A4J8.
f. Measure the output frequency at jack 1A4J8 (limit: 10 mc ±100 cps).
g. Verify the output frequency at 1A4J1, 1A4J3, 1A4J4, and 1A4J5 are
the same frequency as the output frequency at 1A4J8.
4.12.3.2 VCO Tuning Range
4.12.3.2.1 Power Output and Center Frequency
a. Set the LOOP BW CPS switch to the OPEN position.
b. Set the FINE TUNE control to 5.00.
c. Connect a VTVM to the center arm of the FINE TUNE control, and
adjust the trimpot for 10 vdc at the center arm.
d. Connect a power meter to the VCO output at 1A6J2.
e. Measure the power output (limit: 10 mw minimum).
f. Repeat the procedure in steps (d) and (e) for VCO SELECTOR switch
positions 1 through 5.
g. Connect the power meter to the VCO output at 1A6JS.
h. Measure the power output for VCO SELECTOR switch positions 1 through 5.
(limit: I0 mw minimum).
i. Connect a frequency counter to the VCO frequency output at IA6JI
(front panel).
j. Verify that the frequencies are within the limits specified as
follows.
VCO SELECTOR
Switch Position
1
2
3
4
5
VCO Output Frequency (MC)
23.385420 ±146 cps
23.412420 ±146 cps
23.416280 ±146 cps
23.420140 ±146 cps
23.424000 ±146 cps
4.12.3.2.2 VCO Linearity
a. With the VCO SELECTOR switch placed in the No. 1 position, jacks J5
and J9 terminated with 50 ohm terminations, and a frequency counter
connected to J1, vary the FINE TUNE control from 1.0 to -10 and
measure the output frequencies at 0.0, 1.0, 2.0, 3.0, 4.0, 5.0, 6.0,
7.0, 8.0, 9.0, and 10.0.
b. Plot the results of step (a) on a graph. Figure 4-1 is a typical
graph (limit: VCO frequency shall not deviate more than ±900 cps
from the center frequency).
c. Repeat the procedure outlined in steps (a) and (b) for VCO SELECTOR
switch positions 2 through 5.
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Figure 4-1. Typical VCO Linearity Curve for Test
Receiver
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4.12.3.3 Predetection Bandwidth
a. Connect the Test Transmitter and Frequency Converter to the Test
Receiver as the signal source.
b. Set all variable attenuators to zero.
c. Obtain a linear output signal from the i0 MC IF Amplifier assembly
(IA7A4) at J2 by switching the MGC/AGC switch to the MGC position,
and adjusting the MGC control until a signal is obtained on the
spectrum analyzer in the linear area of the 10 MC IF Amplifier
assembly.
d. While monitoring the Test Transmitter VCO frequency, vary the FINE
TUNE control until an upper and lower 3 db frequency is obtained
on the spectrum analyzer.
e. Multiply the difference of the two frequencies by 96 (limit: 2 kc
±180 cps).
4.12.3.4 Tracking Loop Bandwidth
a. Lock the Test Receiver to the output signal from the Test Transmitter
under strong signal conditions.
b. Connect an AC VTVM to the DPE output at J2 on the Test Receiver.
c. Connect a function generator to the ranging input at J4 on the Test
Transmitter.
d. Set the function generator signal level at the beginning of each test
to obtain approximately 3 VRMS modulation level at the high frequency
reference for each response curve.
4.12.3.5 Signal Strength Calibration and Output Variation with Signal Level
a. Connect the Test Transmitter and Frequency Converter to the Test
Receiver as the signal source.
b. Apply a nominal -40 dbm signal to the Test Receiver.
c. Measure the exact amplitude of the input signal to the Test Receiver.
d. Observe the SIGNAL STRENGTH meter readings for 5, 12, 48, and 152
CPS BANDWIDTH switch positions, and the -65 dbm ranging output
amplitude (IA7JS) vs attenuator dial settings.
e. Verify that the signals at IA7J3 and IA7J4 have identical outputs as
1A7A5.
4.12.3.6 Residual Phase Modulation
a. Connect the Test Transmitter and Frequency Converter to the Test
Receiver as the signal source.
b. Observe the Test Receiver direct phase error (DPE) output on an
oscilloscope, and calibrate the oscilloscope in degrees with the
peak S-curve.
c. Lock the loop and measure noise in degrees peak on the oscilloscope
with the LOOP BW switch placed in the 5 CPS position (8 degrees
peak maximum).
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d. Repeat the procedure in steps (b) and (c) for all five VCO switch
positions.
4.13 20 MC OSCILLATOR AND X3 MULTIPLIER 1A4A1, ALIGNMENT
This alignment and test procedure covers the tests required for the 20 MC
Oscillator and X3 Multiplier, Motorola Part No. 01-23781D01. Refer to figure
6-16 for a schematic diagram of the assembly. Perform the alignment procedure
outlined in Volume 2 on the assembly.
4.14 X1/2 FREQUENCY MULTIPLIER 1A4A2, ALIGNMENT
This alignment and test procedure covers the tests required for the Xl/2
Frequency Multiplier, Motorola Part No. 01-21456C01. Refer to figure 6-17 for
a schematic diagram of the assembly. Perform the alignment procedure out-
lined in Volume 2 on the assembly.
4.15 10 MC ISOLATION AND DISTRIBUTION AMPLIFIER 1A4A3, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Isolation and Distribution Amplifier, Motorola Part No. 01-23778D01. Refer
to figure 6-18 for a schematic diagram of the assembly. Perform the alignment
procedure outlined in Volume 2 on the assembly.
4.16 X32 FREQUENCY MULTIPLIER 1A4A4, ALIGNMENT
This alignment and test procedure covers the tests required for the X32
Frequency Multiplier, Motorola Part No. 01-23786D01. Refer to figure 6-19 for
a schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 2 on the assembly.
4.17 X3 FREQUENCY MULTIPLIER 1A4A5, ALIGNMENT
This alignment and test procedure is a part of the allgnment procedure for
the X3 Multiplier and Phase Modulator 1AgA2 (located in Volume 3). Refer to
figure 6-20 for a schematic diagram of the assembly.
4.18 AGC AMPLIFIER AND FILTER 1A5A1, ALIGNMENT
This alignment and test procedure covers the tests required for the AGC
Amplifier and Filter, Motorola Part No. 01-23610D01. Refer to figure 6-22
for a schematic diagram of the assembly. Perform the alignment procedure
outlined in Volume 3 on the assembly.
4.19 10 MC PHASE DETECTOR 1A5A2, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Phase Detector, Motorola Part No. 01-21432C01. Refer to figure 6-23 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 3 on the assembly.
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4.20 10 MC PHASE SHIFTER 1A5A3, ALIGNMENT
Alignment of this assembly is performed in the same manner as the alignment
of 10 MC Phase Shifter 1A2A5 (located in Volume 2). Refer to figure 6-10 for a
schematic diagram of the assembly.
4.21 10 MC PHASE DETECTOR 1ASA4, ALIGNMENT
Aligmnent of this assembly is performed in the same manner as the alignment
of 10 MC Phase Detector 1A5A2 (located in Volume 2). Refer to figure 6-23 for
a schematic diagram of the assembly.
4.22 5-CHANNEL RECEIVER VCO 1A6A1, ALIGNMENT
This alignment and test procedure covers the tests required for the 5-Channel
Receiver VCO, Motorola Part No. 01-25260E01. Refer to figure 6-25 for a sche-
matic diagram of the assembly. Perform the alignment procedure outlined in
Volume 3 on the assembly.
4.23 LOOP FILTER 1A6A2, ALIGNMENT
This alignment and test procedure covers the tests required for the Loop
Filter, Motorola Part No. 0!-2_784D. Refer to figure 6-26 for a schematic dia-
gram of the assembly. Perform the alignment procedure outlined in Volume 3 on
the assembly.
4.24 BALANCED MIXER-PREAMPLIFIER 1A7A1, ALIGNMENT
This alignment and test procedure covers the tests required for the Balanced
Mixer-Preamplifier, Motorola Part No. 01-23773D01. Refer to figure 6-28 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 3 on the assembly.
4.25 50 MC IF AMPLIFIER AND SECOND MIXER IA7A2, ALIGNMENT
This alignment and test procedure covers the tests required for the 50 MC
IF Amplifier and Second Mixer, Motorola Part No. 01-23774D01. Refer to figure
6-29 for a schematic diagram of the assembly. Perform the alignment procedure
outlined in Volume 3 on the assembly.
4.26 i0 MC IF DISTRIBUTION AMPLIFIER IA7A3, ALIGNMENT
This alignment and test procedure covers the tests required for the I0 MC IF
Distribution Amplifier, Motorola Part No. 01-23775D01. Refer to figure 6-30
for a schematic diagram of the assembly. Perform the alignment procedure out-
lined in Volume 3 on the assembly.
4.27 i0 MC IF AMPLIFIER IA7A4, ALIGNMENT
This alignment and test procedure covers the tests required for the i0 MC
IF Amplifier, Motorola Part No. 01-23776D01. Refer to figure 6-31 for a sche-
matic diagram of the assembly. Perform the alignment procedure outlined in
Volume 3 on the assembly.
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4.28 FREQUENCY CONVERTER 1A8, ALIGNMENT
This procedure covers the required alignment and test for the Frequency
Converter, Motorola Part No. 01-25251E. Refer to figure 6-32 for a schematic
diagram of the drawer_ This a!igr_ent and checkout procedure assumes the
assembly checkout procedures outlined in paragraphs 4.29 and 4.30 were com-
pleted prior to the alignment of the drawer in the following procedure.
4.28.1 Test Equipment Required
The following test equipment, or equivalent, is required to align and test
the Frequency Converter.
Frequency Counter, HP-524C
Counter Converter Head, HP-525B
VTVM, HP-412A
Spectrum Analyzer, Panoramic SPA-4a
Signal Generator, HP-616A
Test Transmitter, 1A9
4.28.2 Alignment
4.28.2.1 5-Channel Oscillator
a. Apply power to the drawer.
b. Connect a frequency counter to TPI on the 5-Channel Oscillator assembly
(IA8AI).
c. Set the FREQUENCY SELECTOR switch in each of the five VCO positions,
and check the oscillator frequency on the frequency counter for the
proper frequencies tabulated as follows. (A slight readjustment of
coils L1 through L5 may be necessary to obtain the proper frequency.)
Multiply the frequency obtained on the frequency counter times 4 for the
following readings.
Switch Position Oscillator Frequency (MC)
1 45.421870 ±45 cps
2 45.473190 ±45 cps
3 45.480520 ±45 cps
4 45.487850 ±45 cps
5 45.495180 ±45 cps
4.28.2.2 Crystal Current
Output Frequency(MC)
181.687480 ±180 cps
181.892748 ±180 cps
181.922071 ±180 cps
181.951388 ±180 cps
181.980708 ±180 cps
a. Connect a DC VTVM at TP1 on the Mixer-Filter assembly (1A8A2).
b. Switch the FREQUENCY SELECTOR switch to the No. 1 position.
c. Observe the voltage reading on the VTVM. The voltage should be
0.05 vdc or greater.
d. Determine the crystal current by dividing the voltage obtained in
step (c) by 100 ohms (limit: 0.5 ma minimum).
e. Repeat the above procedure for FREQUENCY SELECTOR switch positions 2
through 5.
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4.28.2.3 RF Mixer
a. Connect the output signal from the Test Transmitter (1A9J1) to the input
of the Frequency Converter (1A8J1).
b. Set both variable attenuators on the Test Transmitter to zero.
c. Set Test Transmitter VCO SELECTOR switch to position No. 1.
d. Set Test Transmitter FREQUENCY CONTROL to 5.00.
e. Set Frequency Converter FREQUENCY SELECTOR switch to position No. 1.
f. Connect a spectrum analyzer to the output of the Frequency Converter
(1A8J2).
g. Observe the desired output signal on the spectrum analyzer, and
turn the tuning screws on cavities Z1 and Z3 of the Mixer-Filter assem-
bly (1A8A2) for a maximum signal.
4.28.3 Test Requirements
4.28.3.1 Mixer Conversion
a. Set up the test equipment as described in paragraph 4.28.2.3.
b. Measure the amplitude of the Frequency Converter output signal.
and measure the amplitude of the signal.
d. Subtract the two readings obtained in steps (b) and (c), and then
subtract 6 db to allow for the 6 db attenuator in the Frequency
Converter drawer (limit: -18 db maximum).
4.28.3.2 Spurious Signals
a. Set up the test equipment as described in paragraph 4.28.2.3.
b. Vary the spectrum analyzer over a frequency range of 850 mc to 4000 mc
and verify that spurious signals are -50 dbm or less below the de-
sired output signal.
4.28.3.3 RF Bandwidth
a. Connect a HP-616A signal generator to the input of the Frequency Con-
verter (1A8J1).
b. Set the output signal from the signal generator to approximately 2116 mc
and -40 dbm.
c. Connect the spectrum analyzer to the output of the Frequency Converter
(1A8J2).
d. Set the spectrum analyzer amplitude control to linear operation, and
tune the spectrum analyzer to display the output signal from the Fre-
quency Converter at the center graticule of the cathode ray tube.
e. Vary the signal generator output signal to determine the 3 db passband
of the Frequency Converter (limit: 12 mc minimum).
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NOTE
To determine the Frequency Converter bandwidth,
the spectrum analyzer should be adjusted so that
+_^ A_ _... always p_os o_÷_ on ,h_ center of
the vertical graticule. When the maximum output
occurs (center frequency of passband), adjust
spectrum analyzer amplitude controls to display
the output to full scale. The upper and lower
frequencies are determined when the output
amplitude drops to 0.7 of the center frequency
output. Subtract the two frequencies to de-
termine the passband.
4.29 5-CHANNEL OSCILLATOR 1A8A1, ALIGNMENT
This alignment and test procedure covers the tests required for the 5-
Channel Oscillator, Motorola Part No. "01-25277E01. Refer to figure 6-33 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 3 on the assembly.
4.30 MIXER-FILTER 1A8A2, ALIGNMENT
This alignment and test procedure covers the tests required for the Mixer-
Filter, Motorola Part No. 01-20247E01. Refer to figure 6-34 for a schematic
diagram of the assembly. The Mixer-Filter assembly requires no alignment.
4.31 TEST TRANSMITTER 1A9, ALIGNMENT
This procedure covers the required alignment and test for the Test-Transmitter,
Motorola Part No. 01-25252E. Refer to figure 6-35 for a schematic diagram of
the drawer. This alignment and checkout procedure assumes the assembly check-
out procedures outlined in paragraphs 4.32 through 4.34 were completed prior to
the alignment of the drawer in the following procedure.
4.31.1 Test Equipment Required
The following test equipment, or equivalent, is required to align and test
the Test Transmitter.
Power Meter, HP-430C
Thermistor Mount, HP-477B
Frequency Counter, HP-524C
Counter Converter Head, HP-525C
Spectrum Analyzer, Panoramic SPA-4a
Signal Generator, HP-608C
Signal Generator, HP-614B
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Signal Generator, HP-606A
Signal Generator, HP-616A
VTVM, HP-410B
Audio Oscillator, HP-200CD
Power Meter, HP-431B
4.31.2 Initial Alignment of Power Supplies
a. Adjust the +15 vdc power supply to +15 ±0.5 vdc.
b. Adjust the -15 vdc power supply to -15 ±0.5 vdc.
c. Adjust the -28 vdc power supply to -28 ±0.5 vdc.
4.31.3 Test Requirements
4.31.3.1 VCO Power Outputs
a. Set the FREQUENCY CONTROL dial to 5.0.
b. Terminate jacks J2 and J6 (22 MC outputs) with 50 ohm terminations.
c. Connect a power meter to jack J5 (22 MC output).
d. Measure the power output of the Test Transmitter (limit: 10 mw
minimum).
Terminate jacks J5 and J6 with 50 ohm terminations.
Connect a power meter to jack J2.
Measure the power output (limit: 1 mw nominal).
Terminate jacks J2 and J5 with 50 ohm terminations.
Connect a power meter to J6.
Measure the power output (limit: 1 mw nominal).
e.
f.
g.
h.
i.
j.
4.31.3.2 VCO Center Frequencies
a.
b.
c.
d.
e.
Set FREQUENCY CONTROL dial to 5.0.
Terminate jacks J5 and J6 with 50 ohm terminations.
Connect a frequency counter to jack J2.
Set the VCO SELECTOR switch to the following five positions and measure
the output frequencies at jack J2.
VCO SELECTOR
Switch Position
1
2
3
4
5
Frequency (MC)
22.013670 ±144 cps
22.038540 ±144 cps
22.042092 ±144 cps
22.045645 ±144 cps
22.049198 ±144 cps
Verify that the frequencies at jacks J2, J5, and J6 are identical fre-
quencies.
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a. With the VCO SELECTOR switch placed in No. 1 position, jacks J5 and
J6 terminated with 50 ohm terminations, and a frequency counter con-
nected to jack J2, vary the FREQUENCY CON_L dial from 1_0 to -10 and
measure the output frequencies at 0.0, 1.0, 2.0, 3.0, 4.0, 5.0, 6.0,
7.0, 8.0, 9.0, and 10.0.
b. Plot the results of step (a) on a graph. Figure 4-2 is a typical graph
(limit: VCO frequency shall deviate ±800 cps from 5.0 frequency dial
reading).
c. With the VCO SELECTOR switch placed in the No. 2 position, vary the
FREQUENCY CONTROL dial from 1.0 to -10 and plot the results on a graph
as described in steps (a) and (b). Figure 4-2 is a typical graph.
d. With the VCO SELECTOR switch placed in the No. 3 position, vary the
FREQUENCY CONTROL dial from 1.0 to -10 and plot the results on a graph
as described in steps (a) and (b) Figure 4-2 is a typical graph.
e. With the VCO SELECTOR switch pl'aced in the No. 4 position, vary the
FREQUENCY CONTROL dial from 1.0 to -10 and plot the results on a
graph as described in steps (a) and (b). Figure 4-2 is a typical graph.
f. With the VCO SELECTOR switch placed in the No. 5 position, vary the
FREQUENCY CONTROL dial from 1.0 to -10 and plot the results on a graph
as described in steps (a) and (b). Figure 4-2 is a typical graph.
4.31.3.4 Transmitter Power Outputs
4.31.3.4.1 RF Power Monitor Output (J8)
a. Connect a power meter to the RF power monitor at jack J8.
b. Set VCO SELECTOR switch to No. 1 position.
c. Vary the FREQUENCY CONTROL dial from 10.0 to 0.0 and back to 10.0 and
measure the maximum and minimum power output (limit: 0 to 10 dbm).
d. Repeat the procedure outlined in steps (b) and (c) for VCO SELECTOR
switch positions 2 through 5.
4.31.3.4.2 RF Output (J1)
a. Connect a spectrum analyzer in series with a 50-ohm, 6 db pad at the
Test Transmitter RF output (J1).
b. Set step attenuator and variable attenuator to 0 db.
c. Use the comparison method with a HP-616B signal generator and measure
the power output (limit: -40 dbm minimum).
4.31.3.4.3 RWV Output
a. Connect a 6 db pad in series with the spectrum analyzer to the RWV output
Jack (J9).
b. Use the comparison method and measure the power output (limit: -50 dbm
±5 db).
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Figure 4-2. Typical VCO Linearity Curve for Test
Transmitter
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4.31.3.5 Phase Modulation
4.31.3.5.1 Phase Modulation Sensitivity (Command Modulation Input, J3)
a. Set up the test equipment as shown in figure 4-3.
b. Set signal generator output frequency to 50 kc and a minimum output.
c. Adjust the spectrum analyzer until a carrier signal is observed on the
spectrum analyzer. (Increase the output signal level until the
carrier null is obtained.)
d. Measure the signal generator output signal level on the AC VTVM (limits:
1.7 ±0.8V RMS).
4.31.3.5.2 Phase Modulation Sensitivity (RanKe Modulation Input, J4)
a. "Connect the HP-606A signal generator and AC VTVM to the range modu-
lation input (J4).
b. Terminate the command modulation input (J3) with a 2.2K resistive load.
c. Set signal generator output frequency to 500 kc.
d. Repeat the procedure outlined in steps (c) and (d) of paragraph
4.31.3.5.1 (limit: 0.426 ±0.02V RMS).
e. Repeat the procedure in step (d) for signal generator settings of 50 kc,
100 kc, 500 kc, and 1 mc (sensitivity shall remain constant within
±1 db over all the above frequencies).
SIG GENERATOR
HP-606A
ACVTVM
HP-400D
OHMSe
TEST
TRANSMITTER
IA9 ._ SPECTRUM
ANALYZER
- SPA-4a
Figure 4-3. Test Transmitter, Test Setup
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4.31.3.6 Transmitter Disable
a. Connect the spectrum analyzer to the Test Transmitter RF output (J1).
b. Depress the TRANSMITTER DISABLE switch and verify that the signal output
drops to zero.
4.31.3.7 Spurious Signals
a. With the equipment set up as described in paragraph 4.31.3.5.2, search
for spurious signals between 850 mc and 4000 mc.
b. Verify that spurious signals and sidebands are a minimum of 30 db
below the desired output signal.
4.32 5-CHANNEL TRANSMITTER VCO 1A9A1, ALIGNMENT
This alignment and test procedure covers the tests required for the 5-Channel
Transmitter VCO, Motorola Part No. 01-25260E01. Refer to figure 6-25 for a
schematic diagram of the assembly. Perform the alignment procedure outlined
in Volume 3 on the assembly.
4.33 X3 MULTIPLIER AND PHASE MODULATOR 1A9A2, ALIGNMENT
This alignment and test procedure covers the tests required for the X3 Multi-
plier and Phase Modulator, Motorola Part No. 01-23760D. Refer to figure 6-36
for a schematic diagram of the assembly. Perform the alignment procedure out-
lined in Volume 2 on the assembly.
4.34 X32 FREQUENCY MULTIPLIER 1A9A3, ALIGNMENT
Alignment of this assembly is performed in the same manner as the alignment
of X32 Frequency Multiplier 1A4A4 except for the frequency (located in Volume 2).
Refer to figure 6-19 for a schematic diagram of the assembly.
4.35 RANGING CONVERSION UNIT 1AIO, ALIGNMENT
No alignment procedure is necessary for the Ranging Conversion Unit, Motorola
Part No. 01-25253E. Refer to paragraphs 4.36 through 4.38 for alignment of the
assemblies. Refer to figure 6-7 for a schematic diagram of the Ranging Con-
version Unit.
4.36 l0 MC PHASE SHIFTER 1A10A1, ALIGNMENT
Alignment of this assembly is performed in the same manner as the alignment
of 10 MC Phase Shifter 1A2A5 (located in Volume 2). Refer to figure 6-10 for
a schematic diagram of the assembly.
4.37 10 MC PHASE SWITCH 1A10A2, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Phase Switch, Motorola Part No. 01-23840D. Refer to figure 6-38 for a sche-
matic diagram of the assembly. Perform the alignment procedure outlined
in Volume 3 on the assembly.
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4.38 10 MC BALANCED DETECTOR 1A10A3, ALIGNMENT
This alignment and test procedure covers the tests required for the 10 MC
Balanced Detector, Motorola Part No. 01-23845D. Refer to figure 6-39 for a
schematic diagram of the assembly. Perform the alignment procedure outlined in
Volume 3 on the assembly.
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SECTION V
DEVELOPMENT TECHNICAL PROBLEMS AND RECOMMENDATIONS
5.1 GENERAL
This section contains information pertaining to problems encountered and recom-
mendations for their possible solution.
5.2 TELEMETRY NARROW BAND SUBSYSTEM IA2
During checkout of this section of the test set it was noted that readjustment
of the i0 MC Phase Shifter (IA2A5) was required, as different bandwidths were
selected by the front panel switch, to keep the Phase Detector (IA2A3) operating
at the correct point.
Two solutions to this problem appear possible. The most obvious solution is
to change the drawer layout so the adjustment is made accessible from the front
panel. The other solution is to incorporate some form of phase correction net-
work in connection with the bandwidth change so that no readjustment is required.
5:3 TEST RECEIVER, IA4, IA5, IA6, and IA7
5.3.1 In-Lock Indicator
During test set checkout it became obvious that a self-contained positive in-
dication of lock was desirable. The only indication at present is the SIGNAL
STRENGTH meter, which provides such an indication when the unit is using AGC
operation. (On MGC operation, even this indication is lost.) On AGC operation,
near threshold, it is difficult to determine by the meter when "lock" is lost,
and it is possible to have an AGC meter indication of lock-up on a beat note,
which may not be detected unless observed on an oscilloscope at the time.
It appears that provisions to drive some type of amplifier-indicator from the
AGC Amplifier and Filter Assembly (IASAI) are designed in and may be satisfactory
if proper indicating devices were utilized. Also, if this approach is not de-
sired in the test set, an audio indication may be used by monitoring the DPE out-
put with something as simple as a pair of headphones.
5.3.2 Loop Filter Time Constants
The time constants used in the Loop Filter Assembly (IA6A2) do not center on
the bandwidth stated on the front panel. The actual bandwidth provided is below
the value indicated by the front panel switch. This was a design objective of
the assembly to provide a bandwidth that would never be greater than that indi-
cated on the front panel.
5.3.3 Loop Filter Switching Transients
When changing Loop Filter bandwidths between 12 cps and 48 cps positions,
different capacitors are switched in or out of the circuit. Due to a difference
in the charge on the switched-in capacitor and the one switched out, the receiver
may be knocked out of lock. No immediately apparent cure for this problem was
found without modification of the assemblies.
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5.4 TEST TRANSMITTER, 1A9
The performance of the Test Transmitter appears to be very good. The primary
area where improvement could be made on future models is to incorporate a band-
pass filter following the X32 Multiplier. (This incorporation of a bandpass fil-
ter is done in the DSIF system before going to power amplifiers.) Several spuri-
ous outputs are present at a sufficient level to possibly be of difficulty to
some systems. They are far enough removed from the main signal that filter band-
width could be fairly wide and still reduce them considerably. Thus, one filter
would suffice for transmitters over a fairly wide frequency range.
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SECTION VI
DIAGRAMS
6.1 GENERAL
This section contains all the interconnection, block, and schematic diagrams
for the GSE, with the one exception that all diagrams for the commerical equip-
ment are located in each commercial manual.
6.2 INDEX OF DRAWINGS
Table VI-I lists the first page number for each diagram pertaining to the GSE.
The drawings are identified in table VI-I according to the reference designation
for each drawer or assembly.
TABLE VI-I. GSE LIST OF DIAGRAMS
Reference
Drawing No. Figure No. Page No. Designation Title
69-25440E 6-1 6-5 -- GSE, Over-all Block Diagram.
69-25442E
63-25441E
63-25444E
63-25445E
63-23881D
63-24038D
63-25032E
63-23883D
63-23860D
63-25446E
63-23882D
6-2
6-3
6-4
6-5
6-7
6-9
6-11
6-13
IAI
IA2
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-15
6-17
6-19
6-21
6-23
6-25
6-27
IA2AI, IA3AI
IA2A2
IA2A3
IA2A4
IA2A5, IA5A3,
IAIOAI
IA3
IA3A2
GSE, Power Interconnection Dia-
gram.
GSE, Signal Interconnection Dia-
gram.
Circuit Breaker Panel, Schematic
Diagram.
Telemetry Narrow Band Subsystem,
Schematic Diagram.
Telemetry Bandpass Filter,
Schematic Diagram.
Narrow Band 10 MC IF Amplifier,
Schematic Diagram.
10 MC Phase Detector, Schematic
Diagram.
Video Amplifier, Schematic Dia-
gram.
10 MC Phase Shifter, Schematic
Diagram.
Telemetry Wide Band Subsystem,
Schematic Diagram.
Wide Band 10 MC IF Amplifier,
Schematic Diagram.
68-25299E 6-1
VOLUME 1
TABLE VI-1. GSE LIST OF DIAGRAMS (cont)
Reference
Drawing No. Figure No. Page No. Designation Title
63-23893D 6-!3 6-29 IA3A3
69-25443E
63-25447E
63-21453C
63-21454C
63-23868D
63-23875D
63-23625D
63-25448E
63-25023E
63-21447C
63-25449E
63-25280E
63-23863D
63-25450E
63-23879D
63-21450C
63-23886D
6-14
6-15
6-16
6-17
6-31
6-33
6-35
6-37
IA4 thru IA7
IA4
IA 4A 1
IA4A2
6-18
6-19
6-20
6-39
6-41
6-43
IA4A3
1A4A4,1A9A3
IA4A5
6-21
6-22
6-23
6-24
6-45
6-47
6-49
6-51
IA5
IA5AI
IA5A2,A4
1A6
6-25
6-26
6-27
6-28
6-29
6-30
6-53
6-55
6-57
6-59
6-61
6-63
IA6AI, IA9AI
IA6A2
1A7
IA7AI
IA7A2
IA7A3
_u.u_ MC Mixer-Oscillator,
Schematic Diagram.
Test Receiver, Interconnection
Diagram.
Test Receiver, Part One, Sche-
matic Diagram.
20 MC Oscillator and X3 Multi-
plier, Schematic Diagram.
X½ Frequency Multiplier,
Schematic Diagram.
10 MC Isolation and Distribution
Amplifier, Schematic Diagram.
X32 Frequency Multiplier,Sche-
matic Diagram.
X3 Frequency Multiplier, Sche-
matic Diagram.
Test Receiver, Part Two, Sche-
matic Diagram.
AGC Amplifier and Filter, Sche-
matic Diagram.
10 MC Phase Detector, Schematic
Diagram.
Test Receiver, Part Three,
Schematic Diagram.
5-Channel VCO, Schematic Diagra_
Loop Filter, Schematic Diagram.
Test Receiver, Part Four, Sche-
matic Diagram.
Balanced Mixer-Preamplifier,
Schematic Diagram.
50 MC IF Amplifier and Second
Mixer, Schematic Diagram.
10 MC Distribution Amplifier,
Schematic Diagram.
6-2 68-25299E
VOLUME 1
TABLE VI-1. GSE LIST OF DIAGRAMS (cont)
Reference
Drawing No. Figure No. Page No. Designation Title
63-21449C 6-31 6-65 1A7A4
63-25451E
63-25281E
63-20348E
63-25452E
63-23862D
63-25453E
63-23895D
63-23897D
6-32
6-33
6-34
6-35
6-36
6-37
6-38
6-39
6-67
6-69
6-71
6-73
6-75
6-77
6-79
6-81
1A8
1A8A 1
1A8A 2
1A9
1A9A2
IAIO
1A10A2
IAIOA3
i0 MC IF Amplifier, Schematic
Diagram.
Frequency Converter, Schematic
Diagram.
5-Channel Oscillator, Schematic
Diagram.
Mixer-Filter, Schematic Diagram.
Test Transmitter, Schematic
Diagram.
X3 Multiplier and Phase Modu-
lator, Schematic Diagram.
Ranging Conversion Unit, Sche-
matic Diagram.
i0 MC Phase Switch, Schematic
Diagram.
i0 MC Balanced Detector, Sche-
matic Diagram.
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/NOTES
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NOTES
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A2.
2. UNLESS OTHERWISE SPECIFIED:
ALL INDUCTORS ARE IN UH.
3. _ INDICATES FRONT PANEL
MARKING.
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4, VALUETO BESELECTED IN TEST.
REFERENCENO. APPROXIMATEVALUE
es 430
rll 22
R12 22
R14 io
R22 1600
LI_ .47
3 ALL RESISTORSAREIN OHMS* 5 PCT, 1/4 WATT.
ALL CAPACITORSAREIN UF
ALL INOUCTORSAREIN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED, PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
I. FOR ASSEMBLY SEE DRAWING D93305:50 (MOTOROLA NO. OI-2380OD),
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Figure 6-6. Telemetry Bandpass Filter (IA2AI, IA3AI),
Schematic Diagram (63-23881D)
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NOTES
4. VALUE TO m: SELECTED Ill TEST.
REFERENCE NO. APPROXIMATE VALUE
CIS 10
C17 10
C21 10
C28 10
C32 10
R16 120
C9 10
R J2 3_0
E33 33
R34 330
R9 I K
). ALL RESLSTOAS ARE iN OHMS * S PeT, 1/4 WATT.
ALL CRPACIT0flS ARE IN UUF.
ALL SIOUCTOXS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABSR[VMTED. PREFIX THE
DESIGNATIONS WiTH UNIT NUMRER AND ASSEMILY RESIGNATION.
1. FOR ASSEMBLY SEE DRAWING D93308M .( MOTONOLA 01-242729L
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Figure 6-7. Narrow Band i0 MC IF Amplifier (IA2A2),
Schematic Diagram (63-94038D)
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.5. VALUE TO BE SELECTED IN TEST
REFERENCE MO. APPROXIMATE VALUE
R1 120
R13 22
R19 150
C4 50
C12 5
C21 39
C)4 15
C35 100
CR1 AND CR2 ARE A MATCHED PAIR .
ALL RESISTORS ARE IN OHMS, * 5 PCT, 1/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
REFERENCE DESIGNATIONS ARE ABBREVIATED, PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
FOR ASSEMBLY SEE DRAWING D9331050 (MOTOROLA NO.
01-24273D).
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2. REFERENCE DESIGNATIONS ARE
IGNATIONS WITH UNIT NUMBER A
1. FOR ASSEMBLY SEE DRAWING D'
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)330547 (MOTOROLA NO.
4. VALUES TO BE SELECTED IN TEST.
REFERENCE DESIGNATION APPROXIMATE VALUE
R12, R22 1K
RI3, R23 IOK
R21, R31 33
3. ALL RESISTORS ARE IN OHMS { 5 PCT, I/4 WATT.
ALL CAPACITORS ARE IN UF.
ALL INDUCTORS ARE IN UH.
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,re 6-9. Video Amplifier (IA2A4), Schematic Diagram
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4. VALUE TO BE SELECTED IN TEST.
REFERENCE NO. APPROXIMATE VALUE
R23 56
3. ALL RESISTORS ARE IN OHMS, (.5 PCT, 1/4 WATT.)
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED t PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
1. FOR ASSEMBLY SEE DRAWING J9330524 (MOTOROLA NO.
01-23793D),
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Figure 6-10. i0 MC Phase Shifter (IA2A5, IA5A3, and IAIOAI),
Schematic Diagram (63-23860D)
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NOTES
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT ,
NUMBER AND ASSEMBLY DESIGNATION 1A3.
2. UNLESS OTHERWISE SPECIFIED..
ALL INDUCTORS ARE IN UH.
.3. _ INDICATES FRONT PANEL
MARKING.
2.O MC J7
I/k4JI7
J4-
FROM
J8
+2_, VDC d
+ZB VDC K
R'ET.
+15 VDC A
+ 15 VDC
BET B
-ISVDC C
-ISVDC D
EET. __
WI ©
IBANDWIDTH 1 G
.4.5 KC
ZO KC
1
I
LI I
3.3 ,FLI
TBI
T
I
1
"7
TELEMETRY
BANDPASS
FI LTEP-..
AI
42.O C
5.3MC
o
o
A
w
!
wIZ
AT I
W2 J_'_ I
'<© © > ,_. J2d3 I
1
uaI ,, _,
_*3'_ J9
/kT3
50 OMMS
AT
\ __. _ _ J I ATTEMJ£
I
A,TT EtqU ._T101,4 I
IDB
/
W4
< © © >ii_,
L
E
©WG
/
/ ,-'--x
> .J2
I
I
>I,JJ
IO- 3O MC
CONVERTER
A4
.J3 <©
W8
W9
W5
© > Jl
IO.OE iVIC
OSC I L LATOI_
AND
M I XEI_
#,3
PI
L G 3
wII
--
CPI
Q-_ Q <<
Figure 6-11. Telemetry Wide Bar
VOLUME 1
J5 3O MC
TO I AI 3J4
AND SPECTRUM
ANALYZER.
JI
D_>>-E_
t IOMC
WB
OUT
J3
>>-_-_ IWAVE ;,NALYZ_.I
WIO J6
_.__v__._z_
d Subsystem (1A3),Schematic Diagram (63-25446E)
68-25299E
¢-
6-25, 6-26
4 VALUETOBE SELECTEDIN TEST
REFERENCENO, APPROXfMATEVALUE
R]E 82
RZ6 82
R36 82
R4E 8_
cl f
ALLRESISTORSAREIN OHMS* 5 PCT, 1/4 WATT.
ALL CAPACITORSAREIN UF.
ALL INOUETOR$_RE IN UX.
2 REFERENCEOESlGNATIONS_RE ASBREV_TED. PREFIXTXE DES-
IGNATIONSWITH UNIT NUMBERANDASSEUBLYDESIGNATION.
1. FORASEEUBLY SEE DRAWINGP9330SZE (MOTOROLANO.
01-23795D).
m_rE=_UML[==OtxEme=! _©ln|O
/
[
I
F
i
i
i
i
i
i
I
r
J LI3
-ISVD(._ 3 [ , --
i "T"
' r
I LII IC34 LI_
i _7_. ,. I _-
+ IS VDC_
t Isv_c _z_j_ _T_
RET
_ET
21 = i
t<---_-LJ
I LII00
[R5
.3900
ql
ZN_281
CI AMPC
O.I
I _390
C35
L_
I00
I C_7
VOLUME I
Figure 6-13. 10.02 MC Mixer-Oscillator (IA3A3), Schematic Diagram
(63-23893D)
68-25299E 6-29) 6-30
° /
4. VALUE TO BE SELECTED IN TEST ,
REFERENCE NO. APPROXIMATE VALUE
R29 150
3. ALL RESISTORS ARE IN OHMS, • 5 PCT, I/4 WATT,
ALL CAPACtTORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE DES-
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
1. FOR ASSEMBLY SEE DRAWINGD9330531_(MOTOROLA NO. 01-23844D).
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4. Test Receiver, Interconnection Diagram (69-25443E)
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NOTES
I . REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A4.
2. UNLESS OTHERWISE SPECIFIED:
ALL INDUCTORS ARE IN UH.
3. _ INDICATES FRONT PANEL MARKING.
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6-15. Test Receiver, Part One (1A4), Schematic Diagram (63-25447E)
68-25299E 6-33,6-34
4. VALUE TO BE SELECTED IN TEST
REFERENCE NO. APPROXIMATE VALUE
C24 24
C27 1(30
C39 1
C41 10
C42 5,1
R27 82
R28 I00
R29 18
R30 330
R3t 150
3 C45 SELECTED IN TEST OR OMITTED
AS REQUIRED APPROXIMATE VALUE 5]
2 ALL RESISTORS ARE IN OHMS, ±5 PCT,
i/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
1 REFERENCE DESIGNATIONS ARE ABBRE-
VIATED. PREFIX THE DESIGNATIONS
VVITH LNIT NUMBER AN_ ASSE_,_BLY
DESIGNATION.
NOTES: UNLESS OTHERWISE SPECIFIEO
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6-16. 20 MC Oscillator and X3 Multiplier (IA4AI), Schematic
Diagram (63-21453C)
68-25299E 6-35,6-36
VALUE TO BE SELECTED IN TEST.
REFERENCE NO. APPROXIMATE VALUE
R18 100
R23 100
R30 100
R32 27
R33 27
R34 27
3. ALL RESISTORS ARE IN OHMS, (5 PCT, 1/4 WATT).
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED.
PREFIX THE DESIGNATIONS WITH UNIT NUMBER
AND ASSEMBLY DESIGNATION.
1. FOR ASSEMBLY SEE DRAWINGD9330508
(MOTOROLA NO, 01-21456).
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68-25299E
Diagram (63-21454C)
6-3T,6-38
/?
/
4. FOR ASSEMBLY SEE DRAWINGD9330507
(MOTOROLA PART NO. 01-_3778D).
3. SELECTED IN TEST APPROXIMATE VALUE 120.
Z. ALL RESISTORS ARE IN OHMS, +5 PCT, i/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
I. REFERENCE DESIGNATIONS ARE ABBREVIATED.
PREFIX THE DESIGNATIONS WITH UNIT NUMBER
AND ASSEMBLY DESIGNATION.
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i0 MC Isolation and Distribution Amplifier (IA4A3),
Schematic Diagram (63-_3868D)
68-25299E 6-39,6-40
5. THE TWO MOUNTING SCREWS FOR LI5 ARE SELECTED AT TEST,
SEE DRAWING J9331139, (MOTOROLA 01-236130, NOTE 29).
4. VALUE TO BE SELECTED IN TEST
3.
Z.
1.
REFERENCE NO. APPROXIMATE VALUE
C14 47
C22 5
ALL RESISTORS ARE IN OHMS,
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
5 PCT, 1/4 WATT.
REFERENCE DESIGNATIONS ARE ABBREVIATED, PREFIX THE DE_
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
FOR ASSEMBLY SEE DRAWING J9330517,
(MOTOROLA NO. 01-23786D)
NOTES: UNLESS OTHERWISE SPECIFIED
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6-19. X32 Frequency Multiplier (IA4A4, IA9A3), Schematic Diagram
(63-23875D)
68-25299E 6-41,6-42
VALUE TO BE SELECTED IN TEST .
REFERENCE NO. APPROXIMATE VALUE
CII 22
C21 22
(;:22 22
C23 120
R29 220
R30 120
3. ALL RESISTORS ARE IN OHMS * S PCT, 1/4 WATI.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE _N UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE DES-
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
1 FOR ASSEMBLY SEE DRAWING D9330516, D9331065 (MOTOROLA
NO. 01-237720, 01- 24102D).
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6-20. X3 Frequency Multiplier (IA4A5), Schematic Diagram (63-23625D)
68-25299E 6-43,6-44
10MC I_EF J8
NOTES FI_OM _-_( __
I A4J-7
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT )O MC (UM) J T
NUMBER AND ASSEMBLY DESIGNATION ZA5. FROIv_ '_< _
2. UNLESS OTHERWISE SPECIFIED: I A-_ 7
A. ALL RESISTORS ARE IN OHMS,
* 1 PC;T, 1/4 WATT.
B. ALL INDUCTORS ARE IN UH.
3. _ INDICATES FRONT PANEL
MARKING,
4. PUSH $4 TO ZERO OPERATIONAL
AMPLIFIERS.
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'art Two (1A5), Schematic Diagram (63-25448E)
6-45,6-46
_. ALL RESISTORS ARE IN OHMS * 5 PCT, 1/4 WATT.
ALL CAPACITORS ARE TN UF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE OES}GMATIONS ARE ABBREVIATED. PREFIX THE OES-
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
l, FOR ASSEMBLY SE_ DRAWING C9331100 (MOTOROLA NO.
01-2_6100).
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Figure 6-22. AGC Amplifier and Filter (IA5AI), Schematic Diagram
(63-25023E)
_ 68-25299E
6-47,6-48
5 VALUE TO BE SELECTED IN TEST
REFERENCE NO APPROXIMATE VALUE
R1 120
R13 7.?.
RI9 ]80
C4 IO
C34 IS
C35 lOO
C21 68
4 CRI AND CR2 ARE A MATCHED PA_R
3 ALL RESISTORS ARE IN OHMS, (5 PCT, 1,'4 WATT .)
ALL CAPACITORS ARE IN UUF
ALL INDUCTORS ARE IN UH
2 REFERENCE DESIGNATIONS ARE ABBREVIATED,
PREFIX THE DESIGNATIONS WITH UNIT NUMBER
AND ASSEMBLY DESIGNATION
i FOR ASSEMBLY SEE DRAV_NGD9330514
(MOTOROLA NO 01-_143_C).
REFERENCE NO. APPROXIMATE VALUE
C2T 2.2
ClO 130
CII 130
C28 1.5
C29 1.5
7 C12 MAY BE CONNECTED TO COMMON
POINT OF C14 AND CR2 OR C13 AND CRI
AS REQUIRED IN TEST.
6 C9 MA v BE CONN ECTED TO COMMON POINT
CRI AND CIO OR CR2 AND C11 AS REQUIRED
PN TEST
NOTI_S: UNLESS OTHERWISE SPECrFIEO
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_ure 6-23. i0 MC Phase Detector (IA5A2 and IA5A4), Schematic Diagram
(63-21447C)
68-25299E 6-49,6-50
1.
2.
NOTES
REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A6.
UNLESS OTHERWISE SPECIFIED:
A. ALL RESISTORS ARE IN OHMS,
+ 5 PCT, 1/4 WATT.
B. ALL INDUCTORS ARE IN UH.
3. I I INDICATES FRONT PANEL MARKING.
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Test Receiver, Part Three (IA6), Schematic Diagram (63-25449E)
68-25299E 6-51,6-52
NOTES
dNLESS OTHERWISE NOTED:
ALL RESISTORS ARE IN OHMS, * S PCT, 1/4 WATT.
ALL CAPACITORS ARE IN HOP.
ALL INDUCTORS ARE IN UH.
2. FOR MODULE 01-25260E01. L1-5 ARE 3,2 - 8.3 UH.
CAMBIOR PART NO. 1505-4 FOR MODULE 01-25260E02,
L1-S ARE 1.7 - 3 .S U½. CAMR, IOR PART NO. 1S05-3,
3, C3-7 VALUE CHANGE FROM 110 PF TO 2200 FF.
SELECT IN TEST.
I, REFERERCE MODULE CRYSTAL
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2hannel VCO (IA6AI and IA9AI), Schematic Diagram (63-25280E)
68-25299E 6-53,6-54
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ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIAT,
IGNATIONS WITH UNIT NUMBER AND ASSEMB
1 FOR ASSEMBLY SEE DRAWINGI)9330513 (M,
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ASS E M BLY.
5. BANDWIDTH RELAY LOGIC:
5 CPS BANDWIDTH = K3 AND K4 ENERGIZED
12 CPS BANDWIDTH = NO RELAYS ENERGIZED
48 CPS BANDWIDTH =K2, K3 AND K4 ENERGIZED
152 CPS BANDWIDTH = K2 ENERGIZED
4. ALL RELAYS SHOWN IN DE-ENGERIZED STATE.
Loop Filter (1A6A2), Schematic Diagram (63-23863D)
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NOTES
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
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2. UNLESS OTHERWISE SPECIFIED:
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igure 6-27. Test Receiver, Part Four (IA7), Schematic Diagram (63-25450E)
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4. VALUE SELECTED IN TEST.
REFERENCENO. APPROXIMATE VALUE
RIO 390
R?..G 1OK
R2F ZTK
3. ALL RESISTORS ARE IN OHMS i 5 PCT, 1/4 WATT.
ALL CAPACITORSARE IN UUF.
ALL INDUCTORSARE IN UH.
2. REFERENCE DESIGNATIONSARE ABBREVIATED. PREFIX THE DES-
IGNATIONSWITH UNIT NUMBERAND ASSEMBLY DESIGNATION.
1. FORASSEMBLY SEE DRAWINGI)933050_. (MOTOROLA NO.
01-23773D).
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Figure 6-28. Balanced Mixer-Preamplifier (IATAI), Schematic Diagram
(63-23879D)
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5 . CIRCUIT TO BE SELECTED AT TEST TO
OBTAIN 1IRK NOMINAL VALUE ,
4. VALUE TO BE SELECTED IN TEST
REFERENCE NO. APPROXIMATE VALUE
R38 ISO0
R39 _SOO
_| _oo
_70
3. ALL RESISTORS ARE IN OHMS, (SPCT, 1/4 WATT .)
ALL CAPACITORS ARE )N UOF
ALL INDUCTORS ARE IN UH
2, REFERENCE DESIGNATIONS ARE ABBREVIATED, PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION,
1 FOR ASSEMBLY SEE DRAWING D9330503 (MOTOROLA NO 01-23774D).
NOTI[I: UNLEII OTHERWISE SPECIFIED
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6-29. 50 MC IF Amplifier and Second Mixer (IA7A2), Schematic Diagram
(63-21450C)
68-25299E
_5
6-61,6-62
3. ALL RESISTORS ARE IN OHMS *5 PCT, 1/4 WATT.
ALL CAPACITORS ARE IN UF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE DES-
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
1. FOR ASSEMBLY SEE DRAWING D9330504 (MOTOROLA NO. 01-23775D).
NOTES: UNLESS OTHERWISE SPECIFIFC
4. VALUE TO BE SELECTED IN TEST.
REFERENCE NO.
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Figure 6-30. i0 MC Distribution Amplifier (IA7A3), Schematic
Diagram (63-23886D)
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IOMC
INPUT
So VALUE TO BE SELECTED IN TEST
REFERENCE NO. APPROXIMATE VALUE
R34 100
R32 100
R18 62
R9 1000
R16 110
4. SELECTED IN TEST AS REQUIRED FOR TEMPERATURE COMPEN-
SATION.
NOMINAL
REFERENCE NO. TEMPERATURE VALUE
COEFFICIENT
C27 N5600 10
C37 N5600 10
C38 NSBO0 10
3, ALL RESISTORS ARE IN OHMS * S PCT s 1,/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
1. FOR ASSEMBLY SEE DRAWING O9330505 (MOTOROLA NO.
01-23776D,
NOTES: UNLESS OTHERWISE SPECiFiED
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.A7A4), Schematic Diagram (63-21449C)
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1
7,,
NOTES
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A8.
2. UNLESS OTHERWISE SPECIFIED:
A. ALL INDUCTORS ARE IN UH.
3. I_ INDICATES FRONT PANEL
MARKING.
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Figure 6-32. Frequency Converter (IA8), Schematic Diagram (63-25451E)
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NO,
1. UNLESS OTHERWISE NOTED;
ALL RESISTORS ARE IN OHMS, i S PCT,
1/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDIJCTORS ARE IN UH.
2o REFERENCE MODULE CRYSTAL CRYSTAL
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COMMAND ]MODUL TION
t _'_GI"GIMODUL/kTI OWJ
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J4
NOTES
1. REFERENCE DESIGNATIONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A9.
2. UNLESS OTHERWISE SPECIFIED:
A. ALL RESISTORS ARE IN OHMS,
* 1 PCT, 1/4 WATT.
B, ALL CAPACITORS ARE IN UUF.
C. ALL INDUCTORS ARE IN UH.
.3. _ INDICATES FRONT PANEL
MARKING.
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Figure 6-35. Test Transmitter (1A9), Schematic Diagram (63-25452E)
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4. VALUE TO BE SELECTED IN TEST.
REFERENCE NO. APPROXIMATE VALUE
R6 3o0o
R13 390
R29 120
R30 220
C21 i20
C22 ZZ
R? Soo
3. ALL RESISTORS ARE iN OHMS * 5 PCT, 1/4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE DES-
IGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNAT ION.
1. FOR ASSEMBLY SEE DRAWING 09330515 (MOTOROLA NO,
01-237&OD).
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Figure 6-
2_
1.
2.
NOTES
REFERENCE DESIGNAT IONS ARE ABBREVI-
ATED. PREFIX DESIGNATIONS WITH UNIT
NUMBER AND ASSEMBLY DESIGNATION 1A10.
UNLESS OTHERWISE SPECIFIED
A. ALL INDUCTORS ARE IN UH.
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Figure 6-37. Ranging Conversion Unit (IAI0), Schematic Diagram (63-25453E)
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;6. X3 Multiplier and Phase Modulator (IA9A2), Schematic Diagram
(63-23862D)
3
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i4. VALUE TO BE SELECTED IN TEST.
REFERENCE NO. APPROXIMATE VALUE
R25 47
3. ALL RESISTORS ARE IN OHMS * S PCT, 1,'4 WATT.
ALL CAPACITORS ARE IN UUF.
ALL INDUCTORS ARE IN UH.
2. REFERENCE DESIGNATIONS ARE ABBREVIATED. PREFIX THE
DESIGNATIONS WITH UNIT NUMBER AND ASSEMBLY DESIGNATION.
I. FOR ASSEMBLY SEE DRAWING 09330539 (MOTOROLA NO.
01-23845D}.
NOTES: UNLESS OTHERWISE SPECIFIED
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Figure 6-39. i0 MC Balanced Detector (IAIOA3), Schematic Diagram (63-23897D)
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